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Abstract
One of the main trend in the development of high power electric machines (motors, gen-
erators) is to replace the magnetic components with superconducting wires, this inevitably
leads to a critical requirement from the industry (Converteam) to operate power devices at
cryogenic temperatures. However, the current understanding of the behaviour power devices
at cryogenic temperatures is limited, especially below the liquid nitrogen temperature of
77 K. This is a problem since most of the superconducting wires operate at temperatures
below 77 K. Furthermore, it is uncertain which device type is better, if at all suited to
cryogenic operation. In order to answer this, a thorough analysis of the known cryogenic
behaviour of all the generic power devices was performed, including the physical behaviour
of silicon at cryogenic temperatures. It is concluded that the power MOSFET is the best
likely candidate for cryogenic operation.
To understand the cryogenic behaviour of silicon power MOSFETs especially between the
temperatures of 20 K and 100 K, a cryogenic measurement system was built to characterise
dierent types of power MOSFETs. All the measured power MOSFETs exhibited large
improvement in on-state resistance down to 50 K and non-linear degradation of breakdown
voltages with lower temperatures. Various behaviour was observed below 50 K including
carrier freeze-out, electric eld dependent ionisation of free charge carriers and large varia-
tions in on-state resistance between identical devices. Several power Schottky diodes were
also characterised and all exhibited merged PiN Schottky diode behaviour at cryogenic tem-
peratures. Non-silicon devices such as silicon carbide power MOSFETs and gallium nitride
HEMTs were also measured. Silicon carbide exhibited no improvements at cryogenic tem-
peratures, whereas gallium nitride HEMTs may prove to be the best power device to be
utilised in future cryogenic applications.
Since unusual behaviour was observed in power MOSFETs below 50 K, an attempt was
made to explain these phenomena using theoretical equations of semiconductor physics and
analytical models of power MOSFETs. The author suggested that careful control of the
dopant concentration at the accumulation region below the oxide gate is required to improve
the power MOSFET operations below 50 K. Moreover, the super-junction power MOSFETs
could be optimised for better cryogenic operation.
It is the intention of this work to demonstrate the benets of power MOSFET cryogenic
operation in a realistic industrial application. A demonstration model was designed and
simulated, this circuit uses a back-to-back power MOSFETs conguration to control the free-
wheeling current owing through a high temperature superconducting coil. The electrical
and thermal design of the model has been described, simulated and presented in this work.
viii
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Chapter
1 Introduction
1.1 Background
We, as a global society are heading towards a major energy crisis. Our dependence on
fossil fuel will soon reduce world reserves to exigency levels. Assuming current consumption,
oil will run out in 45 years and natural gas stocks will be depleted in 64 years [1]. As
reserves reduce, prices will rise and the knock on eects will become far too clear in our
society. Alternatives, such as nuclear power, are controversial and not without risk. Nuclear
fuel used to generate electricity can be further enriched to make nuclear weapons, nuclear
stations are vulnerable from attacks and natural disasters. Also, nuclear waste can take
thousands of years to decay to safe levels. On the whole, it is unwise to use nuclear power as
the long term solution for our energy crisis. In recent years, renewable energy has become
the leading topic in business, research, social awareness and politics. Most energy related
companies have redirected much of their business into the renewable energy sector, this
has pushed both commercial and academic research to advance at an incredible pace. The
general public awareness has also been slowly increasing and acceptance of renewable energy
technologies has been generally favorable [2]. Most of the world's major governments have
acknowledged the upcoming energy crisis and have promised to set major targets to integrate
various renewable energy technologies into their existing power infrastructure. The United
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Kingdom has set a target of sourcing 15 % of its total energy from renewable sources by
2020 [3]. This can be achieved by a combination of on-shore and o-shore wind power,
hydroelectricity, as well as wave and tidal energy. Furthermore, wind power (especially
oshore wind) has been highlighted as the leading technology and is projected to have the
biggest growth of all technologies in the coming years as stated in a quote from the UK
renewable energy strategy 2009 below.
\Wind power is currently one of the most developed and cost-eective renewable
electricity technologies. The UK has the largest potential wind energy resource in Eu-
rope. While oshore wind is more technologically challenging and more expensive than
onshore wind, it has a larger potential due to a stronger and more consistent wind
resource out to sea, leading to higher power outputs per turbine and more hours spent
generating each year."
The UK Renewable Energy Strategy 2009 [3].
1.1.1 Development of Wind Turbine Technology
A wind turbine is a generic name given to any wind power system that converts wind energy
into various forms of energy. This could be mechanical energy to operate water pumps in
rural areas or electrical energy for the national grid. The rst electricity generating wind
turbine was installed in Denmark in 1891. However, wind turbine development has been
relatively slow through the last century due to the dominance of high energy density fossil
fuels as the main energy source for power generation.
Although wind turbines can come in all shapes and sizes, the most commonly adopted
design is the three bladed rotor, horizontal axis turbine, placed on top of a high tower.
For electrical applications, the wind turbine has a nacelle which houses the gear box and
generator, connected to a transformer on the ground that feeds straight to the grid. Fig. 1.1
presents the basic components of a wind turbine, from the rotor to the grid.
There are numerous concepts for the electrical design of wind turbines. These include
the basic Danish concept of constant speed and xed-ratio gearbox; the dynamic and cost
eective adjustable speed generators (ASG); more advanced ASG concepts such as doubly
2
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Rotor Gear box
Generator
Transformer
Grid
Mechanical
energy
Electrical
energy
Figure 1.1: The basic components in a wind turbine.
fed induction systems, etc. However, all these concepts involve the use of a gearbox which
has proven in the past to have reliability problems [4], this becomes particularly costly in
oshore applications [5]. Therefore, gearbox-less concepts such as direct drive permanent
magnet generators are becoming more attractive, especially at high power ratings. The
result is a large rotor, low speed, high torque system. The direct drive system improves
mechanical reliability and robustness, has lower maintenance costs and increased eciency,
and a simplied nacelle design. However, direct drive generators are large compared to
other design concepts. In order to increase the power ratings, the rotor must be even bigger
and there is a physical and production limit on how big the rotors can get. Furthermore,
permanent magnets require a high density of neodymium-based rare earth materials which
are costly to source.
The most advanced concept in wind turbine design is the high temperature supercon-
ducting (HTS) generator. In this technology, HTS wires replace the permanent magnet
component seen in direct drive systems. Superconductivity occurs in certain materials below
a superconducting transition temperature (TC), where the electrical resistance is eectively
zero and in theory an electric current can ow in a loop indenitely without a power source.
HTS wires are made from materials that have a (TC) above 30 K (-243.2
C). HTS tech-
nologies have already found uses in motor applications such as marine propulsion systems
and therefore have a relatively high level of maturity. Fig. 1.2 shows the improvement in
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Figure 1.2: Illustration to show size dierence and increased power output from a HTS
36.5 MW ship propulsion motor, compared to a conventional system [6].
size and power for ship propulsion motor with and without HTS technology [6]. Due to
the high current density that can be achieved in HTS coils, the power density can increase
beyond that of a permanent magnet system of the same size. The overall eciency of the
whole system also improves. HTS technologies can also reduce the overall size and weight
of the generator, which is extremely advantageous in reducing the cost of the wind turbine
structure. The size of the nacelle can be reduced, the structure of the tower can be sim-
plied as can the foundation support. Several major companies have already been working
on the HTS concept: American Superconductor Corp (AMSC) and Advanced Magnet Lab
Energy (AMLE) have been been working on 10 MW wind turbine direct drive HTS generator
systems; Converteam and Zenergy Power have been working together to develop an 8 MW
direct drive wind turbine based on Zenergy's HTS coils. Fig. 1.3 presents the schematics of
the small generator within the nacelle [7]. The same team has already produced the world's
rst HTS hydroelectricity generator to be installed in Germany [8].
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Figure 1.3: Schematics of small 8 MW direct drive HTS generator for wind turbine [7].
1.1.2 The Important Role of Power Electronics
The role of power electronics is to control the ow of electrical energy within power systems.
This can be to condition the voltage, current, frequency or phase to the required state for
the load. This is essential in electrical energy generation, transportation and consumption.
Power electronics can be found in virtually all electrical appliances from radios, mobile
phones, TV, personal computers to industrial motors, power stations and wind turbines. It
can be said that power electronics have been the silent work horse that drives our modern
society, without it our society as we know it will cease to function and yet most of the general
public have no awareness of their existence or importance.
With the cost of energy and the demand for high power density systems increasing in
the past decades, there has been an universal trend to improve the eciency of power
systems. This has lead to a steady growth in power electronic technologies. Mainly in the
advancement of power semiconductor devices so that they can handle higher power and
operate more eciently. The major land mark developments for power electronic switches
are the thyristors and the gate turn o thyristors (GTO) in the high voltage range. The
insulated-gate bipolar transistor (IGBT) for the medium voltage range and the power metal-
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oxide semiconductor eld eect transistor (MOSFET) for the low to medium voltage range.
For power diode development, there are the p-type intrinsic n-type (P-i-N) diode for high
voltage, high power applications and Schottky diode for high speed, low power applications.
Silicon has been the dominant semiconductor material for the power electronics industry.
This is due to its mature fabrication processes, which has been inherited from the develop-
ment of technologies such as very-large-scale integration (VLSI). However, power electronic
developers have been looking to other semiconductor materials that have superiority prop-
erties when compared to silicon, such as silicon carbide (SiC) and Gallium Nitride (GaN).
These can exhibit lower conduction loss, higher breakdown voltages, wider operational tem-
perature range, higher switching frequency, higher power handling capability and higher
reliability.
1.2 Motivation
As an industry funded academic research, the aim of this work has been driven entirely
by industrial requirements. The project is an industrial co-operative awards in science and
engineering (ICASE) [9] award in collaboration with Converteam UK, as the industrial
partner [10]. As previously discussed, the Converteam UK advance technology group has
been working on HTS direct drive wind turbine systems. One of the main problem with
their existing design is the high thermal leakage of the electrical interconnects from the
warm regions into the cold regions. In order to address this problem, Converteam has led
a patent (GB2423652) for a free-wheeling exciter assembly, designed to supply current to
the rotor winding of a HTS synchronous machine [11]. Fig. 1.4 presents the exciter circuit
topology. The circuit is split into warm stationary parts, warm rotating parts and cryogenic
rotating parts. The idea here is to charge the HTS coil (16) with the warm stationary and
rotating circuits and have a reverse-blocking gate-controlled semiconductor device (15) to
provide the free-wheeling path for the eld current. By placing the semiconductor device
within the cryogenic environment, the electrical connections (14) to the warm part of the
circuit can be minimised. This results in a reduction in the thermal leakage and cooling
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requirements of the system. The aim is to free-wheel the eld current between the HTS
coil and the semiconductor device with relatively little current degradation, the current can
be \topped up" with short voltage pulses between long intervals to sustain the required
current level. The exciter assembly can be operated in four modes. The rst is the \start
up" mode where the eld current is ramped up to the required level. The second is the
\free-wheeling" mode where the current free-wheels indenitely through the power device
and HTS coil. The third is the \top up" mode where the eld current is topped up by a
short voltage pulse. The nal mode is the \protection" mode during quench events in the
HTS coils. A quench event is when part of the HTS coil loses its superconducting state
and reverts back to a normal resistive state. The quenched part of the coil generates heat
and rapidly raises the temperature of the surrounding regions which will cause quenched
regions to spread. If the energy stored in the coil is not properly discharged, it could lead to
irreversible damage to the HTS coil. A number of factors can lead to a quench event, these
include excessive current, thermal leakage and defective material.
The HTS coil material can be made of bismuth strontium calcium copper oxide (BSCCO-
2223, Bi2xPbxSr2Ca2Cu2O10) or yttrium barium copper oxide (YBCO, Y Ba2Cu3O7 ).
These materials require operating temperatures below 110 K and 92 K respectively. For
electric machine applications, they typically operate at less than 40 K. In this case, the
expected operating temperature is between 30 K and 40 K.
Knowledge on the behaviour of power devices at such cryogenic temperatures is very
limited. The main aim of this work is to investigate the feasibility of operating commercially
available power electronic devices under those cryogenic conditions and identifying the best
device for this application. The power device has the following requirements:
 The device has to be switchable between conducting and blocking modes.
 The device has to operate down to 30 K.
 The device has to achieve very low on-state resistance and power loss.
 The device has to be able to block sucient voltages.
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Figure 1.4: HTS Exciter circuit topology, the main parts are: 1 - DC power supply, 14 -
electrical interconnects between warm and cold regions, 15 - freewheeling rectifying power
device, 16 - HTS coil, 17 - cryogenic region, 18 - shunt resistor, 19 - shunt switch [11].
The investigation will be particularly focused on the temperature dependence of the
forward voltage drops and breakdown voltages of various power devices. It is also the aim
to physically demonstrate the free-wheeling action between the HTS coil and the suitable
power device at 30 K.
1.3 Overview of thesis
The second chapter begins by introducing the various silicon based commercially available
power devices and presenting their known cryogenic behaviour. The presented data was
analysed and resulted in the conclusion that the power MOSFET is the best candidate
power device for the intended application. The chapter will also introduce semiconductor
materials beyond silicon and their devices' known behaviour at cryogenic temperatures. The
last section briey touches on the known reliability issues on power devices at cryogenic
temperatures.
The third chapter introduces the known semiconductor (silicon) physics from room down
to cryogenic temperatures. It focuses on the various parameters that aect the conductiv-
ity, such as the free charge carrier concentration and electron and hole mobilities. It also
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introduces the breakdown mechanism and how it behaves at cryogenic temperatures.
The fourth chapter introduces the cryogenic system used in this investigation. As well
as the explaining the dierent measurement systems used to characterise the power devices
in the fth chapter.
The fth chapter presents the measured cryogenic behaviour of the various power de-
vices. It mainly focuses on the dierent silicon based power MOSFET devices. This include
conventional power MOSFET structures, p-channel power MOSFETs, high voltage power
MOSFETs and various super-junction (SJ) MOSFETs. The measured cryogenic behaviour
of a silicon carbide power MOSFET and a GaN HEMT are also be presented, as well as
various forms of power Schottky diodes.
The sixth chapter analyses the presented data in chapter ve through known equations
and physical models in order to attempt to explain the observed behaviour in the power
MOSFETs, as well as optimisation of power MOSFETs for operation below 50 K.
The seventh chapter presents the electrical and thermal design of the free-wheeling
demonstration model.
The eighth chapter discussed concludes the thesis and discuss further work.
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Chapter
2
An Introduction to Power Electronic
Devices and their Behaviour at
Cryogenic Temperatures
Silicon (Si) is one of the most abundant elements on earth, it can be easily found in the
Earth's crust in the form of common sand. Si is also the dominant material used in the
semiconductor industry. No other semiconductor material contributes more than a tiny
fraction to the number of commercially available devices. This also applies to the power
device industry, where almost all devices on the commercial market are Si based. This
stems from the fact that Si research has had decades in which to perfect the purication
and growth process of Si crystals, therefore it is relatively easy and cheap to grow high
purity large diameter Si wafers compared to other semiconductor materials. Si also has the
advantage of having a high quality native oxide - silicon dioxide (SiO2), which is essential
in metal-oxide-semiconductor (MOS) based devices.
The core aim of this study is to nd the power device that is both commercially available
and most optimised for cryogenic operations. This is dened as the device that has the
current-voltage (IV) characteristics that are closest to the ideal device behaviour. The ideal
device behaviour has zero resistance during on-state with no voltage drop across the device
and innite reverse voltage capability in the o state. Such a device is unlikely to be realised,
however it has been the target for device engineers to create a device which behaves as close
to the ideal behaviour as possible. This chapter will introduce the various forms of Si power
devices and their known behaviour at cryogenic temperatures. All the presented cryogenic
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behaviour in this chapter has been measured by other authors and their data accurately
extracted from their cited literatures.
2.1 Introduction to Silicon Power Devices and Cryo-
genic Behaviour
At present, commercially available power devices are not specically designed for operation
at cryogenic temperatures. Si based power devices are generally designed to operate in the
range between {40 C and +150 C (some specify down to {55 C and up to +175 C).
Manufacturers do not guarantee device operation at lower temperatures because there has
been insucient demand for devices which operate at such extreme temperatures. Never-
theless, academic and commercial interests have measured the cryogenic behaviour of some
common power devices, most of which will be presented in this chapter. The list of power
devices has been split into power diodes (two-terminal devices) and unipolar and bipolar
transistors (three-terminal devices). This will enable easy comparison of the cryogenic be-
haviour between two-terminal devices and highlight the major dierences between unipolar
and bipolar devices.
Unipolar devices also known as majority carrier devices, use only one type of charge
carrier to conduct electricity. For n-type Si, the charge carriers are electrons; for p-type
Si, the charge carriers are holes (further discussions into n and p-type Si will be presented
in Chapter 3.1). Unipolar devices mainly conduct electricity via drift current (electric eld
driven). Bipolar devices also known as minority carrier devices, use both types of charge
carriers simultaneously and conduct electricity via both drift and diusion currents (driven
by change in carrier density).
2.1.1 Power Diodes
Power diodes are two-terminal devices that can conduct in one direction whilst blocking
current ow in the opposite direction. The generic IV characteristics of a power diode are
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presented in Fig. 2.1. In the on-state, the voltage across the terminals has to be greater
than the forward junction voltage before the device will turn-on. In the o-state, the device
can only sustain a reverse voltage lower than the rated breakdown voltage before the device
will begin to conduct in the opposite direction. In the past, power diodes tended to refer to
PiN diodes as they were the only power diodes available that could be used in high voltage
circuits. However, the development of high voltage Schottky diodes has lead to an additional
choice for power diodes up to 300 V. Even more recent developments into trench MOS barrier
Schottky (TMBS) diodes and merged PiN/Schottky (MPS) diodes has created new types
of hybrid diodes that improve some of the shortcomings of the PiN and power Schottky
diode designs.
VAK
IAK
On-state
Oﬀ-state
Forward junction
voltage (knee
voltage)
Breakdown
voltage
Reverse current
~ ~~ ~
Figure 2.1: The general IV characteristic of a power diode.
2.1.1.1 Power Schottky Diodes
Schottky diodes are one of the most basic semiconductor devices. They consist of a metal
layer in contact with a semiconductor material and can be considered as a unipolar device.
The dierence in the work function between the metal and the semiconductor in the metal-
semiconductor junction creates a potential barrier, and eectively forms a rectier. The
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Schottky barrier height depends on the specic type of metal and semiconductor and it can
be engineered to a wide range of values. The Schottky barrier height aects the forward
voltage of the device as well as the reverse leakage current. The major benets of Schottky
diodes are high speed switching and a lower forward voltage drop compared to other power
diodes.
As a power device, a Schottky diode has a lightly doped layer between the metal and
the semiconductor substrate known as the drift region. This layer sustains the high reverse
blocking voltage and is a common feature of power semiconductor devices. The main dis-
advantages of power Schottky diodes are that they have a high reverse leakage current and
limited breakdown voltages. Most modern power Schottky diodes also employ P+ guard
rings which aid the growth and shape of the depletion regions. This improves the break-
down capability of power Schottky diodes considerably. A typical vertical power Schottky
diode structure is shown in Fig. 2.2(a). Fig. 2.2(b) shows the equivalent circuit diagram
of the device. With the extra drift layer, the forward voltage (VF ) is higher than a normal
Schottky diode and can be expressed as the sum of all the series resistance:
VF = VSch + IFRdrift + IFRsub (2.1)
VSch is the voltage drop across the the Schottky junction, IF is the forward current, Rdrift
and Rsub are the drift layer and substrate resistance respectively.
Previous research on the cryogenic behaviour of Schottky diodes has mainly focused on
the inhomogeneity of the Schottky barrier which is emphasisied at cryogenic temperatures
[12], as well as simulation work from [13, 14]. Although most of the measured diodes are
not actual power Schottky diodes, the Schottky barrier physics remains the same. The
temperature dependence of the voltage across the Schottky junction can be approximated
as [15]:
Vsch  kT
q
ln

JF
JS

; (2.2)
where JS is the saturation current of the Schottky barrier and is related to the Schottky
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Figure 2.2: (a) The typical structure of a n-type power Schottky diode with P+ guard
rings with SiO2 as isolation, the N- illustrate the lower doped drift layer and N+ as the
highly doped substrate and (b) the equivalent circuit of the power Schottky diode with the
series resistances.
barrier height (bn):
JS = A
T 2 exp 

qbn
kT

: (2.3)
k is the Boltzmann constant, T is temperature, q is the charge of an electron, JF is the
forward current density and A is the eective Richardson constant (generally given as 110
A=cm2=K2 for n-type Si). The cryogenic forward current density-voltage (JV) characteristics
of a Schottky diode BYS 26-45 (Siemens, rated at 45 V, 3 A) has been measured by Simeonov
and Kafedjiiska [12], the results are presented in Fig. 2.3. The forward voltage was found to
increase as temperature decreases. The voltage required to reach 1 Acm 2 rises from 0.3 V
at 294 K to 0.6 V at 82 K.
During reverse bias, a depletion region is formed that spreads from the metal/Si surface
(where the peak eld is located) into the drift region. A small leakage current ows through
the device until the reverse bias reaches the rated breakdown voltage. For Schottky diodes,
this leakage current is generally higher than other power devices. The main reasons for
this are the thermionic emission transport mechanism and space charge carrier generation,
both decrease rapidly at low operating temperatures. This can be seen from the reverse
leakage current density (JR) equation, which can be expressed as a function of the reverse
14
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Figure 2.3: Previously measured forward current density against forward voltage of the
Schottky diode BYS 26-45 (Seimens) by Simeonov and Kafedjiiska at dierent
temperatures [12].
bias voltage (VR) [15]:
JR = A
T 2 exp

 qbn
kT

exp

 qVR
kT
  1

: (2.4)
From the above equation, JR is very sensitive to temperature due to their exponential re-
lationship. The reverse characteristics of the power Schottky diode were studied by Singh
and Baliga [16]. Fig. 2.4 presents their measured data of the reverse leakage current density
of a Schottky diode rated at 500 V. The gure shows that even at high voltage, the reverse
leakage current density is at least two orders of magnitude smaller at 77 K compared with
300 K.
2.1.1.2 PiN Diodes
PiN diodes were the rst power devices developed, hence they have a long development
history. They can be found in a huge range of applications with voltage ratings up to several
kV and rated currents up to several kA that are commercially available. It is dicult to
nd any other type of diodes that operate at such a high voltage range. Fig. 2.5 presents a
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Figure 2.4: Previously measured reverse leakage current density of a power Schottky diode
with reverse bias voltage at 300 K and 77 K, measured by Singh and Baliga [16].
typical PiN diode structure.
The name PiN describes the basic structure of the diode. Unlike a normal PN junction
diode, there is a drift region (i-layer) in between the P and N regions. The drift region is an
almost intrinsic, lightly doped Si layer, hence the name. It is this extra layer that gives the
PiN diode its high voltage blocking capability. Generally speaking, the thicker or lower doped
this layer is, the higher the blocking voltage. However, intrinsic Si has a high resistivity which
leads to high conduction losses. The PiN diode is able to compensate for this by injecting
a high level of minority carriers conductivity modulating the drift region. Therefore it is a
bipolar device. The increase in charge carriers in the drift region dramatically reduces the
resistivity of the device. One of the main disadvantages of the PiN diode is the relatively
slow turn o time. This is due to the time required to remove all the excess charge carriers
from inside the drift region which are present as a result of the conductivity modulation.
The conductivity modulation mechanism found in the PiN diode is a very complex process
and the detailed mechanism is beyond the scope of this introduction, however it can be
16
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Figure 2.5: A typical PiN diode structure showing the P+N-(i)N+ structure and Wd as the
drift region thickness.
approximated by several simple equations. The forward voltage, VF can be expressed as:
VF = VJ + Vd + IFRs; (2.5)
where VJ is the voltage across the P+N- junction and can be approximated as [17]:
VJ  kT
q
ln

JF
JS

; (2.6)
JS is the saturation current, which is dependent on the intrinsic carrier concentration (ni,
see Chapter 3.1). Vd is the voltage across the drift region and can be approximated as [17]:
Vd  W
2
d
(n + p)
; (2.7)
Rs is the series resistance, Wd is the thickness of the drift region (see Fig. 2.5), n and p
are the electron and hole mobilities (see Chapter 3.2) and  is the excess carrier lifetime.
Variables such as the intrinsic carrier concentration and carrier mobilities are dependent on
both temperature and dopant concentration.
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Figure 2.6: Forward voltages of three dierent PiN diodes: (a) 1200 V PiN diode,
measured by Singh and Baliga [18]. (b) 800 V, 20 A PiN diode (20ETS08) [19] and (c)
1300 V, 5 A PiN diode (BYT106-1300) measured by Taylor et al. [19]
The temperature dependence of VF has been investigated in a number of studies. Fig.
2.6 presents a selection of measured VF for three dierent PiN diodes at temperatures down
to 77 K. For all three PiN diodes, the PN junction voltage (VJ or forward knee voltage,
see Fig. 2.1.) increased with decreasing temperature to over 1 V at 77 K. The increase in
VJ is predicted by Eqn. 2.5 and 2.6, since JS would decrease dramatically due to ni which
is a temperature sensitive parameter (see Chapter 3.1). Fig. 2.6(a) and 2.6(c) exhibited
major improvements in the forward voltage drop at high current levels resulting from the
increased slope of the IV curve. Interestingly, this behaviour was not exhibited in Fig.
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2.6(b). The slope remained similar at the two temperature measurements with no indication
of any improvements in the forward voltage at lower temperatures. This suggests that
improvements in forward behaviour may not be universial across all PiN diodes.
The cryogenic reverse recovery of PiN diodes has also been extensively investigated.
Fig. 2.7 presents two samples of previously measured data. Both PiN diodes exhibited
considerable improvements in the turn-o time and reverse peak currents. This is due to
reduced stored charged in the drift region at lower temperatures. The improvements in the
reverse recovery characteristics allow higher switching frequencies, as well as much lower
switching losses.
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Figure 2.7: Previously measured turn-o characteristics of two dierent PiN diodes down
to 77 K: (a) 1200 V PiN diode by Singh and Baliga [18] and (b) 800 V PiN diode by Taylor
et al. [19]
The breakdown process of the PiN diode occurs at the PN junction and the breakdown
voltage is dependent on the device structure and dopant concentration of the drift region
(see Chapter 3.3). The cryogenic breakdown behaviour of a PiN diode is shown in Fig.
2.8 [19], the breakdown voltage was found to decrease at lower temperatures. At 77 K, the
breakdown voltage reduces to approximately 60 % of the breakdown voltage at 300 K.
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Figure 2.8: Previously Measured reverse breakdown voltage of a PiN diode (BY229-800A)
normalised to 300 K by Taylor et al. [19]
2.1.1.3 Hybrid Power Diodes
Hybrid power diodes such as trench MOS barrier Schottky (TMBS) and merged PiN Schottky
(MPS) diodes combine dierent technologies together in order to improve on the conventional
power Schottky and PiN diode designs. These devices allow new trade-os to be examined
in terms of reverse leakage, switching speed and forward voltage drop. Fig. 2.9 presents the
typical device structures of (a) TMBS diode and (b) MPS diode.
The TMBS diode can be described as a Schottky diode with MOS trench structures,
during reverse blocking the trenches help grow the depletion region to shield the Schottky
junction. This increases the breakdown voltage and reduces the reverse leakage current.
Since the structure is capable of higher blocking voltages, the drift region dopant concen-
tration can also be slightly increased and thereby reducing the drift region resistance [20].
However, by adding the MOS trench structures, the size of the active area is reduced.
As the name suggests, the Merged PiN Schottky (MPS) diode is a PiN diode and a
Schottky diode merged together [21]. The structure is very similar to a normal power
Schottky diode. However, in the MPS the P+ guards rings are no longer left oating but
become part of the conduction path. The MPS incorporates the main advantages from the
PiN structures and from the Schottky junctions. The resulting device has a lower breakdown
voltage and a higher on-state resistance than a PiN diode but has a lower threshold voltage
20
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Figure 2.9: Illustrations of the typical structures of (a) the TMBS diode (b) the MPS diode.
and much faster switching capability. The exact behaviour of the device depends on the
exact ratio of the PiN and Schottky regions across the active area, higher breakdown voltage
can be achieved with higher ratio of PiN regions and faster switching can be achieved with
higher ratio of Schottky regions.
The cryogenic behaviour of TMBS and MPS diodes have not been found in any available
literature.
2.1.2 Unipolar Transistors
For Si devices, unipolar transistors are mainly eld eect transistors (FETs) that conduct
via one type of charge carrier. In Si, they are largely divided into two families. The rst
are the insulated gate FETs and, the more common, the metal-oxide-semiconductor FETs
(MOSFETs), which dominate the low/medium voltage application sector due to their ease
of gate control and circuit integration. The second are the junction FETs (JFETs), they are
less common and are generally used in niche applications.
The general IV characteristics of an n-type power MOSFET are presented in Fig. 2.10.
For p-type, the IV characteristics are inversely mirrored where the forward characteristic is
in third quadrant and the reverse characteristic is in the rst quadrant. The forward IV can
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be split into two distinct regions: The linear region and the saturation region. The linear
region follows ohms law until the voltage/current reach the saturation region and the current
becomes constant with increase applied voltage. In reality, there is a limit to the maximum
applied forward voltage in the saturation region before the device becomes over-stressed.
For MOSFET, VG1 > VG2 > VG3 > VG4. For normally-on JFETs, VG4 > VG3 > VG2 > VG1.
However, unlike the power MOSFET, a JFET does not have a reverse body diode. The third
quadrant of a JFET IV characteristics is an inverse mirror of the rst quadrant behaviour.
V
I
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diode of a power
MOSFET
Linear
region
Saturation region
VG2
VG1
VG3
VG4
Reverse conduction of a
power MOSFET with
gate turned-on
DS
DS
Diﬀerent gate voltages
Figure 2.10: The generic IV characteristic of a power MOSFET.
2.1.2.1 Power Junction Field Eect Transistors
Power JFETs are commonly normally-on devices, which means current conducts through
the device when there is no bias at the gate terminals. They can be made into normally-o
devices but their performance is relatively poor compared to other types of transistors. The
name junction FET comes from the PN junction used to deplete the channel region in order
to turn o the device, hence it is a depletion mode device. A typical power JFET structure
is shown in Fig. 2.11. The power JFET has no forward threshold voltage, this is due to the
absence of a PN junction in the current conduction path. The current ows through the
22
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Figure 2.11: The typical structure of a power JFET, showing pinch-o of the channel
region and the formation of the depletion edge into the drift region during turn-o.
N+N-N+ structure, with the forward voltage dropping mainly across the drift and channel
region, hence VF for power JFET can be expressed as:
VF = IFRdrift + IFRchan + IFRs: (2.8)
Rchan is the channel resistance which is dependent on the gate voltage and Rs is the series
resistance. The device is turned o by applying a negative bias on the gate which depletes
the channel region until the depletion regions merge together and pinch o occurs, blocking
any further conduction. The power JFET is capable of bipolar conduction since forward
biasing the gate beyond the threshold voltage of the PN junction would enable conductivity
modulation, this characteristic is unwanted in most applications and the gate voltage is
generally kept below 0.7 V.
The cryogenic behaviour of a 200 V power JFET was measured by Singh and Baliga
down to 77 K [22]. The on-state resistance and forward blocking voltage are shown in Fig.
2.12. At 77 K, the on-state resistance at the linear region of the IV curve was shown to be
approximately 12 % of the room temperature value and the forward blocking voltage was
shown to decrease to approximately 85 % of the room temperature value.
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Figure 2.12: Previously measured (a) on-state resistance and (b) forward breakdown
voltages of a 200 V power JFET at cryogenic temperatures by Singh and Baliga [22].
2.1.2.2 Power Metal Oxide Semiconductor Field Eect Transistors
Power MOSFETs were developed in order to take advantage of the high speed switching
MOSFET structure used in integrated circuits. The MOSFET structure was redesigned
to handle much higher voltages by adding a drift region similar to that seen in Schottky
and PiN diodes. Power MOSFETs can be fabricated laterally or vertically. However, it is
easier to conduct higher current with vertical device. Therefore, lateral power MOSFETs
are generally designed for lower power applications only. They are normally o devices and
are voltage controlled. The applied gate bias needs to be above the gate threshold voltage
in order to turn on the device. The forward I-V characteristics are similar to the power
JFET, the device can be operated in the linear (ohmic) region or the saturated (variable
voltage/constant current) region. Fig. 2.13 illustrates the typical structure of a vertical
power MOSFET. There are also more advanced structures such as: U-MOSFETs (Trench),
cell optimised structures like HEXFETs® [23] and super-junctions (SJ) MOSFETs.
When the voltage applied to the gate exceeds the gate threshold voltage, an inversion
layer (channel) is created in the P-well underneath the gate oxide. This is due to the eld
eect of the MOS structure, operating in a similar manner as a capacitor. The eld is such
that electrons are attracted to the surface. These are supplied from the n-type source/drain
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Figure 2.13: The typical structure of a vertical power MOSFET.
to form the thin but highly conductive inversion (channel) layer. At the same time, the gate
bias will also cause an accumulation layer of electrons to form under the gate at the top of
the JFET region. When there is a potential dierence between the drain and the source,
electrons will ow through the device. However, since there is a reverse biased PN junction
at the JFET region, the depletion layer will restrict the current ow. The forward voltage
(VF ) consists of:
VF = IFRs + IFRchan + IFRaccum + IFRJFET + IFRdrift: (2.9)
Raccum is the resistance of the accumulation layer and RJFET is the resistance of the JFET
region. All other parameters have been previously dened. The device can be switched o
by removing the gate bias, when that happens, the channel can no longer be sustained. The
electrons ow out of the P-well and the conduction path is removed, the reverse bias on
the PN junction will expand the depletion regions until they merge and grow into the drift
region.
As shown in Fig. 2.13 and Fig. 2.10, the power MOSFET has an inherent body diode.
Therefore, a power MOSFET can only block forward voltages, any reverse voltage above
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the threshold voltage of the body diode would lead to current being conducted in the re-
verse direction. The body diode structure is akin to the PiN diode structure as discussed
in the previous sub-section. Therefore it operates under bipolar conduction and will dif-
fer in switching speed compared to the power MOSFET. The current rating of the power
MOSFETs can be increased by connecting similar devices in parallel, they are particularly
suited to this as their on-state resistance has a positive temperature coecient which would
prevent any one device from conducting too much of current.
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Figure 2.14: Previously measured on-state resistance of (a) DMOSFETs at dierent rated
voltages by Singh and Baliga [24], (b) APT 10053LNR, rated at 1000 V, 20 A with
RON = 0:53 
, measured by Mueller [25] and (c) p and n channel SIPMOS (Siemens),
rated at 200 V, 1.4 A measured by Karunanithi et al. [26].
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There have been numerous studies into the cryogenic behaviour of MOSFETs for CMOS
applications [27] [28] [29], as well as strained Si MOSFETs [30]. In comparison, there have
been relatively few studies into the cryogenic behaviour of power MOSFETs. The measured
on-state resistances of power MOSFETs from two dierent studies are presented in Fig.
2.14(a) and 2.14(b). All the power MOSFETs in the study were measured at temperatures
down to 77 K, with exception of the work by Karunanithi et al. who measured to 4 K shown
in Fig. 2.14(c) [26].
Fig. 2.14(a) shows the measured on-state resistance of the three DMOSFETs at dier-
ent rated voltages, all three power MOSFETs exhibited decreased on-state resistances as
temperature was reduced from 300 K to 77 K. The temperature dependence appears to be
linear between room temperature and 200 K but saturates at temperatures below 100 K. Fig.
2.14(b) shows the improved current handling capability of a 1000 V rated power MOSFET.
For a drain current of 2 A, the on-state resistance appears to decrease by a factor of 14
between room temperature and 77 K. The device also appears to be able to handle at least
twice the rated drain current at 77 K without serious degradation on the on-state resistance.
Fig. 2.14(c) shows the on-state resistance of a 200 V n-channel and p-channel SIPMOS
(Siemens Power MOS) measured at temperatures from 240 K down to 4 K. Both devices ex-
hibited a similar decrease in on-state resistance compared to the previously discussed power
MOSFETs. However, the on-state resistance increased by several orders of magnitude as
the temperature was reduced past  90 K for the n-channel and  70 K for the p-channel
MOSFET. This is most likely due to carrier freeze-out eects. However, no other measure-
ments have shown degradation occuring at temperatures as high as 90 K for the n-channel
power MOSFETs.
The gate threshold voltages and breakdown voltages of three DMOSFETs with dierent
voltage ratings are presented in Fig. 2.15. The gate threshold voltages are dependent on the
gate oxide thickness and dopant concentration of the P-well. The gate threshold voltages
for all three MOSFETs were found to increase with decreasing temperature. They each
exhibited a 0.7 V higher threshold voltage at 77 K than at 300 K. The breakdown voltages
of all three power MOSFETS are shown to reduce with decreasing temperature. They each
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exhibited a 20 % lower breakdown voltage at 77 K than at 300 K.
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Figure 2.15: (a) Gate threshold voltages and (b) breakdown voltages of three dierent
voltage rated DMOSFETs from room temperature down to 77 K, measured by Singh and
Baliga [24].
2.1.2.3 Super-junction Power Metal Oxide Semiconductor Field Eect Transis-
tors
The Super-junction is a relatively new concept which employs the charge-compensation prin-
ciple to reduce the resistance of the drift region of a power MOSFET while maintaining the
same breakdown voltage [31]. The Super-junction can reduce the on-state resistance below
the ideal specic on-state resistance for Si, which was previously thought to be impossible.
The Inneon CoolMOS was the rst commercially available SJ power MOSFET [32]. Other
SJ based structures have also been realised, such as STMicroelectronics's MDmesh [33].
Fig. 2.16 presents the basic structure of the SJ MOSFET. The main dierence between
SJ MOSFETs and conventional power MOSFETs are the alternatively stacked P and N
pillars across the drift region. Assuming the pillar widths are relatively small, the two pillars
compensate each other and the resulting reverse biased electric-eld prole can sustain a
much higher voltage by the formation of two dimensional depletion regions [34]. Therefore,
the breakdown voltage is mainly dependent on the thickness of the drift region and less
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Figure 2.16: The typical structure of a SJ MOSFET.
dependent on the dopant concentration. The result is a device that can sustain higher
voltage while reducing the on-state resistance by having a thinner drift region with higher
dopant concentration. As shown in Fig. 2.16, the SJ power MOSFET also retains the
function of the reverse body diode. The reverse body diode of the CoolMOS was found to
switch faster compared to the conventional body diode of power MOSFETs [35].
The cryogenic behaviour of the CoolMOS was measured by Schlogl et al. down to the
temperature of 80 K [36]. Fig. 2.17 presents their measured I-V characteristics and break-
down voltages for a 600 V, 20 A rated CoolMOS. No carrier freeze-out was observed above
80 K and the breakdown voltage decreased by 20 % from room temperature to 80 K.
2.1.3 Bipolar Transistors
In general, bipolar transistors are three-terminal power devices that can sustain very high
voltages. In order to reduce the resistance of the drift region, they employ conductivity
modulation which operates with both types of charge carriers: holes and electrons. The con-
duction process mainly involves the bi-directional diusion from high carrier concentration
regions to low carrier concentration regions. Therefore the temperature dependent carrier
concentration value is very important for bipolar transistors. This section will introduce and
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Figure 2.17: The (a) I-V characteristics and (b) breakdown voltages of a 600 V, 20 A rated
CoolMOS from 423 K down to 80 K, measured by Schlogl et al [36].
present the known cryogenic behaviour of bipolar transistors such as: power bipolar junction
transistors (BJTs), insulated gate bipolar transistors (IGBTs) and thyristors.
2.1.3.1 Power Bipolar Junction Transistors
Power BJTs are current controlled power devices, this means that sucient current has to
be injected into the base in order to turn on the device. The general IV characteristic of an
NPN power BJT is presented in Fig. 2.18. The forward behaviour is quite similar to the
unipolar transistor presented in Fig. 2.10, however the conduction mechanism is dierent
and hence dierent names are assigned to the dierent regions. At low forward voltage, the
device operates in the saturation region and at high forward voltage, it operates in the active
region. There is an additional quasi-saturation region in the transition between saturation
and active region. The current gain (, the ratio between the input base current and the
emitter current) of a power BJT is relatively low, therefore they are commonly arranged
into a Darlington pair. This increases the current gain as well as reducing the drive current
requirements. The power BJT is becoming less common as it has been superceded by other
power devices such as power MOSFETs and IGBTs which are simpler to control. However,
like the power JFET, they can still be found in a few applications and especially in research
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of new semiconductor materials such as SiC.
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Figure 2.18: The generic forward IV characteristic of an NPN power BJT.
The typical structure of an NPN power BJT is presented in Fig. 2.19, the opposite PNP
structure is also possible. When the collector-emitter is forward biased, depletion regions
are formed on both sides of the PN- junction. Injection of the base current (IB) into the P
region will diuse into the depletion region and eectively neutralise it. Current can then
ow through the device. The collector current (IC) can be expressed as [37]:
IC = IB + ICEL (2.10)
ICEL is the leakage current when the collector junction is reverse biased.  is an important
parameter since it determine the eciency of the power BJT.
The cryogenic behaviour of a 500 V power BJT was measured by Singh and Baliga [38],
their measured current gain for three dierent saturated current levels are shown in Fig.
2.20(a). All three current gains were shown to decrease, by an order of magnitude or more
from 300 K to 77 K. The serious degradation in current gain for the power BJT at cryogenic
31
2.1 Introduction to Silicon Power Devices and Cryogenic Behaviour
N+
N-
SiO2
Collector
Substrate
P
Drift region
N+
Emitter Base
SiO2 SiO2
IB
Figure 2.19: The typical structure of a power BJT.
temperatures will diminish the eectiveness of the device. The voltage drop across the base-
emitter and collector-emitter at IC = 1 A is shown in Fig. 2.20(b). The base-emitter voltage
increases from 0.9 V to 1.4 V while the collector-emitter voltage increases from 0.09 V to
0.2 V as the temperature was reduced from 300 K to 77 K. However, their work indicates that
the switch-o time of the measured power BJT decreased at lower temperatures meaning
the device can switch at higher frequencies.
2.1.3.2 Insulated Gate Bipolar Transistors
IGBTs are voltage controlled devices and they generally used in applications that require
high voltage blocking capabilities. The advantages of having both simple gate drives re-
quirements and relatively low on-state losses have made IGBTs very popular amongs high
power applications. During high current conduction, the on-state forward voltage drop is
lower compared to conventional power MOSFETs of the same voltage ratings and size. The
general IV characteristic of an IGBT is presented in Fig. 2.21. The behaviour is similar
to a power MOSFET with the exception of an additional forward junction voltage. The
IGBT is also designed to block voltages in both the forward and reverse direction. The basic
structure of the punch-through (PT) IGBT is shown in Fig. 2.22(a).
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erent saturation current levels and
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power BJT from 300 K to 77 K, measured by Singh and Baliga [38].
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Figure 2.21: The general IV characteristic of an IGBT.
The structure of the IGBT is similar to a conventional power MOSFET, they both utilise
the MOS structure for voltage control of the gate. The main dierence is the use of an extra
P+ layer that connects to the collector in the IGBT. The result is a device that operates
in a very dierent manner. During on-state, electrons are injected into the drift region via
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Figure 2.22: (a) The basic structure of an IGBT and (b) a simple equivalent circuit.
the channel; at the same time, the forward bias on the collector causes holes to be injected
into the drift region. This enable conductivity modulation to take place and reduces the
overall on-state resistance of the device. However, this also leads to longer turn-o times in
comparison to the power MOSFETs. The slower turn-o is due to the need to remove the
excess charge carriers from the drift region. This characteristic of the IGBT makes it less
suitable for very high speed switching applications. The N+ buer layer is used in a punch-
through device, where the depletion region reaches the buer layer during the blocking state.
They are generally found in lower voltage IGBTs (<1200 V), whereas IGBTs without the
N+ buer layer are known as non-punch through (NPT) and are found in higher voltage
rating devices. As shown in Fig. 2.22(b), the IGBT can be viewed as a MOSFET in series
with a PiN diode. The PiN diode is not obvious within the IGBT structure but when
the inversion layer is created under the gate, the conduction path is eectively P+N-(N-
channel)N+ (similar to the P+N-N+ structure of the PiN diode) [37]. More advanced IGBT
structures include trench gate, injection enhanced modications, selective lifetime controls
and reverse conducting IGBTs.
The forward voltage (VF ) of the IGBT is dierent compared to the power MOSFET.
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Other than the voltage dropped across the drift region and channel, the IGBT has an ad-
ditional PN junction threshold voltage (VJ). The forward voltage has to be above this
threshold voltage before the device can conduct (just like the threshold voltage of the PiN
diode in Eqn. 2.6). This is the reason why at the same voltage rating, the forward voltage
of the MOSFET is lower than the IGBT at low current levels.
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Figure 2.23: (a) Forward voltage of an asymmetric n-channel IGBT, showing the
temperature dependence of the junction voltage (VJ) and the voltage drop across the drift
and channel region (Vd + Vch), measured by Singh and Baliga [39] and (b) the temperature
dependent forward voltage of three dierent IGBTs, measured by Forsyth et al. [40].
The cryogenic behaviour of IGBTs have been measured in a number of studies [41] [39]
down to 77 K. Further studies by Caiafa et al. [42] measured IGBTs down to 4 K and for more
advanced IGBT structures, such as trench gate IGBTs down to 50 K [40]. The temperature
dependence of the forward voltage of an n-channel IGBT is presented in Fig. 2.23(a) [39], the
total forward voltage (VF ) is shown to decrease at lower temperatures. However, The voltage
drop across the PN junction (VJ) was shown to increase at lower temperatures, limiting the
reduction in the achievable forward voltage at cryogenic temperatures. The temperature
dependent forward voltages of three dierent IGBTs are presented in Fig. 2.23(b) [40], these
included punch-through (PT), non-punch-through (NPT) and trench devices. In this study,
all three IGBTs have shown a reduction in the forward voltage, down to 100 K for the NPT
IGBT, 125 K for PT IGBT and trench PT IGBTs. Below this temperature, the forward
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voltage increases again.
The gate threshold voltage is mainly dependent on the gate oxide thickness and dopant
concentration of the P-well. The temperature dependent gate threshold voltages of four
dierent IGBTs are presented in Fig. 2.24(a), the gate voltages rise with decreasing tem-
peratures. This is because the MOS structure of the IGBT is basically the same as the
power MOSFET and similar behaviour has been shown in Fig. 2.15(a). The temperature
dependent breakdown voltages of three dierent IGBTs were also measured by Forsyth et
al. [40], the data are presented in Fig. 2.24(b). The temperature dependence of the NPT
and PT IGBTs are similar to the power MOSFETs and reduce linearly by approximately
20-25 % from 300 K down to 77 K. However, for the trench PT IGBT, the breakdown voltage
appears to drop by 60 % over the same temperature range in a non-linear fashion.
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Figure 2.24: The temperature dependent (a) gate threshold voltages of four IGBTs (+ [39],
,;4 [40]) and (b) breakdown voltages of three IGBTs [40].
2.1.3.3 Thyristors
The thyristor, also known as silicon controlled rectier (SCR), is a class of high power device
that has the basic structure of four alternating P and N type Si layers, as presented in Fig.
2.25. It is a type of latching switch, which is turned on by an injection of current into the gate
terminal. Once it is on, the gate loses control and the device stays on as long as the forward
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current continues to ow. The device can be switched o either by reducing of the forward
current below a threshold level commonly known as the holding current or applying a reverse
bias across the device. The general IV characteristic of a thyristor is presented in Fig. 2.26.
Similar to the IGBT, the thyristor has a forward junction voltage drop, which limits the
minimum forward voltage. The gure also illustrates the forward blocking characteristics
and the snap-back action when current is injected into the gate.
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Drift region
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Cathode Gate
SiO2 SiO2
N-
J1
J2
J3
Depletion region
Depletion region
Forward
 blocking
Reverse
 blocking
Figure 2.25: The basic structure of a thyristor.
There have been many advances in thyristor device structure design that have made
the device more versatile and easier to control. The numerous classes of thyristor struc-
ture are quite extensive and can have very dierent characteristics compared to the original
thyristor design. The main classes are gate turn o (GTO) thyristors, triode for alternating
current (TRIAC), static induction thyristor (SITh), MOS controlled thyristor (MCT), emit-
ter switched thyristor (EST), light triggered thyristors and reverse conducting thyristors to
name but a few. During the o-state, a thyristor can block in both the forward and reverse
direction with the two depletion layers shown in the gure. Technically, in the reverse block-
ing direction, the junction J3 is also reverse biased. However, J3 would breakdown much
earlier than J1 due to the dierence in the dopant concentration and thickness between the
drift region and the N+ region.
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Figure 2.26: The general IV characteristic of a thyristor.
During on-state operation, conductivity modulation is used to reduce the resistivity of
the N- drift region as well as the P region that is connected to the gate terminal. The forward
voltage of the thyristor can be approximated as:
VF = VJ1   VJ2 + VJ3 + Vd; (2.11)
where the voltages across J1 and J2 eectively cancel each other out. The voltage drop is
then across the J3 and the drift region, the voltage drop across the drift region should be
relatively small due to the conductivity modulation process.
The cryogenic behaviour of thyristor was rst measured by Menhart et al. from room
temperature down to 93 K [43] [44]. The forward voltage drop of a 1200 V, 560 A thyristor
at 125 A and 250 A are presented in Fig. 2.27(a). The temperature dependence of the
forward voltage is not monotonic. From room temperature down to 150 K, it increased
with decreasing temperature but reduced at temperatures below 150 K.
The gate threshold current, IGth is the minimum current required to turn on a thyristor.
The IGth temperature dependence of a 1300 V, 420 A inverter thyristor is presented in Fig.
2.27(b), the gate threshold current also exhibited non-monotonic behaviour, it increases as
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temperature is reduced from room temperature to 170 K and then decreases dramatically
to 40 % of the value measured at room temperature as temperature is reduced further. Both
the forward voltage drop and the gate threshold current were also measured by Singh and
Baliga [16] for a 1300 V, 4 A thyristor (much lower rated current compared to Menhart's
measurements). The temperature dependent forward voltage drop and gate threshold current
were monontonic, both increased with decreasing temperature down to 77 K. This is in
contrast to the data presented in Fig. 2.27(a) and 2.27(b). The temperature dependent
breakdown voltages of the 1200 V inverter thyristor is also presented in Fig. 2.27(c), it
shows an overall reduction with decreasing temperatures, down to 70 % of the breakdown
voltage at 93 K compared to that measured at room temperature [43].
Static induction thyristors and emitter switched thyristors have also been measured at
cryogenic temperatures. For the static induction thyristor, otherwise known as eld con-
trolled thyristor (FCT), the forward voltage drop of a 500 V device was found to have
increased by 40 % from room temperature down to 77 K. The breakdown was found to
decrease by 20 % over the same temperature range. Furthermore, the turn-o time reduced
by ten times [45]. For the emitter switched thyristor, a reduction in the forward voltage
drop was found in high current condition for a 1100 V device [46].
2.1.4 Discussion
From the known cryogenic behaviour of Si based power electronics, it is clear that they
do operate at cryogenic temperatures. Most devices operate at temperatures far below
their stated operating temperature range, and some even exhibited improvements at lower
temperatures. However, degradations have also been observed. Furthermore, most of the
studies only investigated device behaviour down to the liquid nitrogen temperature of 77 K.
Behaviour below this temperature is unknown and is especially important as other eects
such as carrier freeze-out will dominate. For the intended free-wheeling application, the
operating temperature is 30 K. Therefore, it is imperative that the optimal device is chosen
to achieve the lowest conduction loss and highest breakdown voltage. Comparison of the
various devices will be discussed in the next section.
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Figure 2.27: The temperature dependent (a) forward voltage at 125 and 250 A [43], (b)
gate threshold current [44] (c) and breakdown voltages and of dierent thyristors [43]. All
measured by Menhart et al.
2.1.4.1 Power diodes
As discussed in section 2.1.1, the two main classes of power diodes are power Schottky diodes
and PiN diodes. The main dierence between the two classes are their rectifying junction
contacts. For the Schottky diodes, the threshold voltage is determined by the metal type.
In all the measured cases, the threshold voltages of the Schottky device is lower than the PN
junction. Therefore, at cryogenic temperatures the minimum voltage across the Schottky
diode is always lower than the PiN diode leading to lower power loss capabilities. For this
reason alone, Schottky diodes should be able to achieve higher eciency compared to PiN
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diodes. However, under high current conditions, the forward voltage of the Schottky diode
(VF ) could become higher than the PiN diode due to the increasing voltage drop across the
drift region. Following this logic, the MPS hybrid diode should be superior to both device
classes at cryogenic temperatures. The potential cryogenic behaviour of TMBS diode is
uncertain and would require investigation.
2.1.4.2 Unipolar and Bipolar transistors
Bipolar devices discussed in section 2.1.3, which employ conductivity modulation are known
to operate better at higher temperatures. This is because the conductivity of the drift region
can be improved by raising the carrier concentration through rising temperature. The oppo-
site occurs at low temperatures. Since carrier concentration reduces at lower temperatures,
devices that rely on conductivity modulation becomes less eective. Unipolar devices, which
operate with drift current only, show improvements in conductivity through increased carrier
mobilities at lower temperatures. Furthermore, with the exception of the power BJT, all
bipolar devices have a forward threshold voltage, this would limit the lowest forward voltage
of the device. Even for the power BJT, the presented measurements have shown serious
degradation in the common base current gain at lower temperatures, as well as degradation
in the forward voltage of the device. For these reasons, bipolar devices are poorly optimised
overall for cryogenic operations.
Within the unipolar transistor class, both power JFETs and power MOSFETs have shown
signicant improvements at cryogenic temperatures. However, power JFETs are harder to
control, as they require active reverse blocking which would complicate the gate driver design.
Also, since they are normally-on devices, they are unsuitable for the intended application of
this work. Furthermore, it is dicult to nd high power JFETs with breakdown voltages
above 100 V. Power MOSFETs are therefore the most promising device for this study,
the gate is easy to control, they are normally-o devices and both high voltage and high
current devices are available. Power MOSFETs can also be connected in parallel to share
current, which would reduce the forward voltage even further. Finally, more advanced power
MOSFET structures like CoolMOS could be studied to investigate the potential benets of
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SJ technologies at temperatures below the liquid nitrogen temperature of 77 K.
2.2 Reliability Issues at Cryogenic Temperatures
The reliability of power device can be quantify using failure rates and the failure rate against
time curve is commonly known as the bathtub curve (See Fig. 2.28). The curve describes
the chance of a device failing through out the time it spent in operation. At the beginning
of operation, the failure rate is high and this is known as infant mortality which is due to a
number of reason such as undetected defects in devices. Once devices past this period, they
enters a long period of useful life where a constant failure rate is found, mainly due to random
failures. After this period, the device enters the wear out stage where the accumulated
damage gained from the two previous periods increases the failure rate of the device.
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Figure 2.28: The reliability of electronic devices represented by the idealised graph
commonly known as the bathtub curve [47].
Until now, the industrial requirement for cryogenic specied power electronic devices is
minimal and no commercially available device was found to be qualitatively rated or tested
for cryogenic operations. Therefore, failure rates of power devices at cryogenic temperatures
are scarcely available for public use. Nevertheless, a brief introduction into the known or
expected reliability issues of power devices will be presented in this section.
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2.2.1 Thermal Expansion of Materials
One of the main concerns with operating power devices at cryogenic temperatures is the
possible mismatch of coecient of thermal expansion (CTE)  within the device package,
which could lead to thermal shock. Various materials that match well at room or higher
temperatures could be severely mismatched at cryogenic temperatures. Even exposing the
materials to cryogenic conditions for a short period of time could be enough to cause fractures
or delamination. Furthermore, thermal cycling could also degrade attachments. Bond wire
lift o, solder cracking and die delamination are some of the possible failure events for power
devices.
Fig. 2.29 presents the measured CTE for pure copper [48] and intrinsic Si [49] down to
20 K. Although CTE becomes closer between the two materials at cryogenic temperatures,
CTE actually becomes negative at temperatures below 120 K for Si. This means intrinsic
Si actually contracts with increasing temperatures at this temperature range. Although the
contraction is relatively small, it is unknown how this would aect the overall package of the
device.
2.2.2 Silicone gel
In most common power modules, a soft silicone gel is commonly employed to encapsulate all
the components within the casing. This is mainly used to protect against arcing, moisture
and other contaminations. It has good thermal, electrical and mechanical properties at room
and higher temperatures. However, it is known to degrade at lower temperatures and even
solidify at temperatures as high as -60C [50], partial discharge and irreversible damage were
also found to occur after long exposure to low temperatures.
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Figure 2.29: The temperature dependence of the coecient of thermal expansion for pure
copper [48] and intrinsic Si [49].
2.3 Introduction to Semiconductors Beyond Silicon
Although Si is still the dominant semiconductor in the power electronics industry, much of
the current scientic, commercial and military research has been on other semiconductor
materials that can operate beyond the limits of Si. This is because Si devices are not
capable of operating at the extreme temperatures. At temperatures below 50 K, carrier
freeze-out becomes a dominating eect in Si. At high temperatures, there is a practical
upper operating limit between 150 and 200 C when Si ceases to be a semiconductor due to
the increase in intrinsic carrier concentration. Si also has a relatively low critical electric eld
when compared with some other semiconductor materials. This limits the achievable on-state
resistance for Si devices. This section will discuss the possibility of using narrow band-gap
(NBG) materials and wide band-gap (WBG) materials for cryogenic device operation.
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2.3.1 Narrow Band-gap Materials
NBG materials can be dened as semiconductor materials that have a lower energy band-gap
than silicon (<1.12 eV). The main NBG materials are germanium (Ge) and its alloy with
silicon known as silicon-germanium (SiGe). Ge is famously known as the material that gave
birth to the rst transistor. Although not commonly used for power devices, it is used in
solar cell and light emitter diodes (LEDs). SiGe is a general term for an alloy (Si1 xGex),
which consists of both Si and Ge. Depending on the value of the mole fraction x, it can have
behaviour anywhere between Ge and Si. Today it is used in hetero-junction transistors and
strain induced complementary metal-oxide-semiconductor (CMOS) transistors.
The National Aeronautics and Space Administration (NASA) in collaboration with other
commercial groups have been investigating the cryogenic behaviour of Ge and SiGe power
devices for deep space missions, where satellites and other spacecraft are expected to ex-
perience temperatures as low as 20 K. For those applications, operating power circuits at
cryogenic temperatures can avoid the need to warm up electronics which is normally imple-
mented in Earth orbit satellites. Hence energy can be saved which would be crucial in the
success of missions, as well as reducing overall cost. Ge and SiGe were chosen because of
their lower carrier freeze-out temperatures compared to Si, as well as higher electron and
hole mobilities.
SiGe devices including PiN diodes [51], BJTs, JFETs, IGBTs and metal-insulator-semiconductor-
eld-eect-transistors (MISFETs) have been developed by Ward et al. for space applica-
tions [52]. The same group has also characterised some commercially available Ge power
diodes down to 4 K. The forward and breakdown voltages are presented in Fig. 2.30. The
forward voltages at both 0.2 A and 4 A can be seen to increase with decreasing temperature.
Interestingly the voltage dierence between the two current points becomes closer tempera-
ture decreases. The breakdown voltages of the three Ge power diodes also exhibited an over
all reduction with decreasing temperatures. SiGe power diode prototypes were also fabri-
cated and measured down to 78 K, an example of the forward I-V characteristic are shown
in Fig. 2.31(a). The diodes exhibited increased threshold voltages at lower temperatures
but appear to saturate at temperatures below 173 K. Also, the on-state resistances appear
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Figure 2.30: The previously measured temperature dependent (a) forward voltage at 0.2 A
(+) and 4 A () and (b) breakdown voltages of three commercially available Ge power diodes,
measured by Ward et al. [51].
to be fairly constant above 173 K but decrease at lower temperatures. SiGe hetero-junction
bipolar transistors (HBT) were also fabricated and measured at cryogenic temperatures, Fig.
2.31(b) presents the IV characteristic from 358 K to 78 K. The HBT exhibited little improve-
ment in operation at lower temperatures. The on-state resistance stays fairly constant but
the saturation current decreases.
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Figure 2.31: Temperature dependent I-V characteristics of (a) SiGe power diode and (b)
SiGe HBT, measured by Elbuluk et al. [53].
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2.3.2 Wide Band-gap Materials
WBG materials can be dened as semiconductor materials that have a higher energy band-
gap than silicon (>1.12 eV). The main WBG materials used in power devices are gallium
arsenide (GaAs), silicon carbide (SiC) and gallium nitride (GaN).
GaAs is a III/V semiconductor with an energy band-gap (1.42 eV) which is slightly
higher than Si. GaAs a very high electron mobility which is why the use of GaAs has been
well received in digital and microwave applications. Even though GaAs has a higher energy
band-gap than Si, it is also known to operate well at liquid helium temperatures (4 K) [54].
One of the main reasons GaAs can operate at such low temperatures is because of it's low
dopant ionisation energy (see Chapter 3.2).
GaAs is superior to Si in many respects, however it has not been an emerging power elec-
tronic material due to a number of drawbacks. First, the thermal conductivity of GaAs is
less than half of Si which means it is harder to extract heat away from the device. Secondly,
GaAs is mechanically weaker than Si, this makes it much harder to produce large wafers
which are needed for power electronics. Thirdly, there is no native oxide available in GaAs
which makes it dicult to make more complex devices with insulated gate structures. Fur-
thermore, GaAs has very low carrier lifetimes which limits the eectiveness of conductivity
modulation in bipolar based power devices. Therefore, there has been no data regarding the
cryogenic behaviour of power electronics based on GaAs. The only available data are for low
power JFETs [54] and metal semiconductor eld eect transistors (MESFETs) [55] [56].
SiC is a Si and carbon compound used in numerous applications from jewelry to nuclear
ssion fuel materials. It has also be found in LEDs and more recently power devices. The
material exists in hundreds of polytype forms but in recent years, there has been huge
interests in the semiconducting behaviour of three types of SiC for high power electronic
applications. The polytypes are: 3C, 4H and 6H. SiC, as a power device material is superior
to Si in many respects. It has one of the highest values of thermal conductivity amongst all
the semiconductor materials. It is also an extremely hard material, at 9 - 9.5 on the Mohs
scale compared to 10 for diamonds (the hardest materials) and 6.5 for Si, which makes it
mechanically tough. SiC is a wide energy band-gap material with a bandgap of 2.4 - 3.2 eV
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Figure 2.32: Temperature dependent specic-on resistance, on of a SiC vertical JFET
(600 V, 3 A) at VGS=0, 3 V, measured by Cheng et al. [57].
(much higher than Si), making it an excellent material for high temperature operation.
The critical electric eld for SiC is an order of magnitude higher than Si, meaning a much
thinner layer of SiC is required to sustain the same voltage compared to Si. This property
is very attractive in power devices since it means SiC can operate at voltages/temperatures
far beyond those that Si is capable of. It is also the only compound semiconductor that
can be thermally oxidised, however the currently achievable oxide quality is relatively low
compared to Si. There is a substantial amount of literature on SiC power devices, a large
range of devices from Schottky diodes to power MOSFETs have been fabricated and tested
in research. However, commercially available SiC devices are scarce and mainly focused on
Schottky diodes and JFETs devices.
SiC are known to experiences carrier freeze-out at room temperatures, this is largely due
to the high dopant ionisation energy of the associated dopants [58]. However, several studies
have shown that SiC can be operated at cryogenic temperatures, 4H-SiC Schottky diodes
down to 77 K [59] and recently for space application down to 103 K [60]. The cryogenic
behaviour of a 4H-SiC vertical JFET (600 V, 3 A) was also measured down to 30 K by
Cheng et al. [57], their measured specic on-state resistance at two dierent gate voltages
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are shown in Fig. 2.32. The specic on-state resistance was shown to increase by several
orders of magnitude at temperatures below 100 K due to carrier freeze-out eect. They also
found the forward current peaks at 225 K and decreases at lower temperatures.
GaN is a III/V semiconductor with an energy band-gap even higher than SiC. Intrinsic
GaN has a similar mobility to Si but with higher critical electric eld compared to SiC. GaN
is also a very hard material and can operate at high temperatures. However, its thermal
conductivity is lower than that of Si and it has a fairly poor p-type with high dopant
ionisation energy. It is also dicult and expensive to grow bulk GaN, however it is more
common to grow epitaxial gallium nitride on other material substrates such as Si, sapphire
and SiC. Due to this, it is uncommon to nd a vertical device in GaN.
GaN has already been widely used in optoelectronic applications, such as LEDs and
lasers. In recent years, there has been much interest in the high power capability of the GaN
high electron mobility transistor (HEMT). Unlike doped semiconductors, where free carriers
are generated by the number of dopants in the crystal lattice (see Chapter 3.1), a HEMT con-
ducts via a two dimensional (2D) electron gas layer generated between the hetero-junctions.
These hetero-junctions are normally between a wide band-gap highly doped n-type layer and
an intrinsic narrow band-gap layer. When the two layers meet, all the electrons from the
highly doped layer drop into the intrinsic layer to form the 2D electron gas layer. Since the
electron layer is within the intrinsic semiconductor, the electron mobility can be extremely
high (see Chapter 3.2). The aluminium gallium nitride/gallium nitride (AlGaN/GaN) used
in GaN HEMT devices has additional carriers from the eects of spontaneous polarisation
and piezoelectric polarisation, resulting in higher current capability [61]. Furthermore, the
2D electron gas density was found to be independent of temperature even down to cryogenic
temperatures [62]. The basic structure of the AlGaN/GaN HEMT is presented in Fig. 2.33,
the gure illustrates the location of the 2D electron gas layer that can be controlled by the
gate terminal. This structure is for a normally on device. However, the HEMT device can
be modify in a number of ways to become a normally o device as well.
Various studies have looked into the cryogenic behaviour of the low power GaN HEMT
for RF applications, however no studies have been found which investigate the cryogenic
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Figure 2.33: The basic HEMT device structure.
behaviour of high power GaN HEMT devices.
2.3.3 Discussion
Although Si based power electronics can operate at cryogenic temperatures, there are still
some inherited problems due to the limitations of Si itself. Therefore, it is important to
look beyond Si for materials that have superior properties. Table. 2.1 presents the gure
of merit for all the semiconductor materials discussed in this chapter with the exception
of SiGe which has properties between Si and Ge depending on the ratio of Si to Ge in the
crystal. The table compares the intrinsic values of the discussed semiconductors, the boldface
parameters highlight the most desirable values for the intended free-wheeling application and
the underlined parameters shown the most undesirable. It should be noted that none of the
most desirable values are within the Si column which means Si may not be the optimal
material. However, none of the least desirable properties are found in Si either.
Theoretically, Ge and SiGe have some excellent characteristics, especially conductivity
at cryogenic temperatures. The Ge and SiGe device measurements presented in this chapter
have shown weak temperature dependence for the resistivity of materials and their diode
threshold voltages are still relatively low at cryogenic temperatures. However, they lack
good reverse breakdown capability and overall, they will never be better than Si in sustaining
higher voltages. Also, they have low thermal conductivity and are mechanically weaker than
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Table 2.1: Figure of merit for the semiconductors discussed in this chapter [63], the
boldface parameters indicate the most desirable properties and the underlined parameters
indicate the least desirable.
Parameter Si Ge GaAs SiC GaN
Energy band-gap, EG @ 300 K (eV) 1.12 0.661 1.424 2.41 - 3.23 3.2
Critical electric eld, Ec (V/cm) 3 105 1 105 4 105 1 - 3 106 5 106
Electron mobility, n (cm
 2=V s)  1400  3900  8500 400 - 900  1000
Hole mobility, h (cm
 2=V s)  450  1900  400 90 - 320  350
Thermal conductivity, K (W=Kcm) 1.3 0.58 0.55 3.6 - 4.9 1.3
Surface micro-hardness, HK (kg=mm2) 1150 780 750 2900 - 3100 1200-1700
Si. This could be problematic if devices are scaled up for high power applications.
GaAs is an interesting material since it has the highest electron mobility at room tem-
perature compared to any of other semiconductors discussed in this chapter. It also has a
higher critical electric eld than Si. However, it is not found in the power electronics indus-
try due to its low thermal conductivity and mechanically weak wafers. Therefore, it would
be dicult to obtain GaAs power devices for cryogenic measurements.
The thermo-mechanical properties of SiC are the most desirable. It has very high thermal
conductivity and its hardness is comparable to diamond. The critical electric eld is an
order of magnitude higher than Si. It is an emerging power device material and SiC power
MOSFETs are currently becoming commercially available. The only disadvantage is the
low charge carrier mobilities, however, the presented measurements have shown that the
specic-on resistance could improve at lower temperatures. Further investigation is required
into the cryogenic behaviour of SiC devices.
GaN has the highest critical electric eld of the materials in Table. 2.1, it is also me-
chanically tougher than Si and has similar thermal conductivity. However, unlike SiC the
electron mobility is comparable to Si. Furthermore, the electron mobility of the 2D electron
gas layer in the GaN HEMT is far above that of Si or SiC. This could result in a power device
that has the ideal properties of both high breakdown voltage and low on-state resistance.
Therefore, GaN has the potential to be the optimal material for cryogenic operations.
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3
An Introduction to Semiconductors
Physics at Cryogenic Temperatures
The previous chapter introduced the various power devices and their known cryogenic be-
haviour. It was concluded that unipolar devices and especially the silicon power MOSFETs
are the best candidate power device for cryogenic application. This chapter will introduce the
known physics of silicon based electronics at cryogenic temperatures, including the various
physical eects that contribute towards the overall cryogenic behaviour of unipolar power
devices.
3.1 Introduction to Silicon
3.1.1 Energy Band Gap
As a semiconductor, silicon has a forbidden energy gap where energy states do not exist.
Above this gap, the states are known as conduction band (EC) and the states below the
gap are known as the valence band (EV ), the energy separation between these two bands
is known as the energy band gap (Eg). The energy band gap is generally accepted to be
over 1.12 electron volts (eV) at 300 K and approaches 1.17 eV at 0 K. The temperatures
dependence of the energy band gap is shown in Fig. 3.1. The gure presents the various
models and measured data on the subject. Macfarlane et al.'s measurements have indicated
the energy band gap to be lower than 1.12 eV at room temperature [64], however more
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Figure 3.1: Various models and measured data on the energy band gap of silicon with
temperature. Bludau et al. [65], Varshni [66] and Macfarlane et al. [64].
recent measurements from Bludau et al have indicated otherwise [65]. The energy band gap
increases as temperature decreases, this has a signicant eect on the behaviour of silicon
power devices at cryogenic temperatures. The generally accepted temperature dependent
model for the energy band gap is the Varshni equation [66]:
Eg(T ) = E0   aT
2
T + b
: (3.1)
where E0 is the energy band gap at 0 K, a and b are constants. Alex et al. have given the
constants as: E0 = 1.1692 eV, a = 4.90.210 4 eV/K and b = 65540 K [67]. As shown
in Fig. 3.1, the Varshni equation correlates with the data measured by Bludau et al. [65].
3.1.2 Intrinsic Silicon
The conductivity of silicon depends on the free carrier concentration of electrons in the
conduction band and holes in the valence band. Electrons are fundamental particles which
have a negative charge and are required to form the four covalent bonds in silicon crystal
structures. Electrical current is conducted by electrons (liberated from broken bonds) moving
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along in the conduction band in silicon. Holes are the absence of electrons in the covalent
bonds and can be thought of as positively charged particles. They can appear to move
along in the valence band as electrons jump from lled holes to unlled holes. For intrinsic
silicon the number of electrons in the conduction band and the number of holes in valence
band should be equal as electrons in the conduction band have to be thermally excited from
the valence band leaving an equal number of holes behind. The available excitation energy
depends on the temperature. At thermal equilibrium, the net result is n = p = ni, where n
is the number of free electrons, p is the number of free holes and ni is the intrinsic carrier
concentration.
The temperature dependence of the intrinsic carrier concentration has been analysed by
Caiafa et al. [68] and is presented in Fig. 3.2(a). They proposed the following model based
on previous work by Barber [69]:
ni = 4:81 1015

mnm

p
m2o
0:75
T 1:5exp
 Eg
2kT

: (3.2)
Here mn and m

p are the electron and hole eective masses respectively, mo is the electron
rest mass and kB is the Boltzman constant. In general, the electron/hole eective mass is
a tensorial quantity which depends on the orientation of the crystal and this changes with
temperature. The temperature variation is mainly due to the changes in the lattice spacing
and Fermi distribution function. Caiada et al. also provided the temperature dependence of
mn and m

p in Eqn. 3.3 and 3.2(b) which are polynomial regression ts to the data measured
by Barber [69]. This is shown in Fig. 3.2(b).
mn = ( 1:084 10 9T 3 + 7:580 10 7T 2 + 2:862 10 4T + 1:057)mo; (3.3)
mp = (1:87210 11T 4+1:96910 8T 3+5:85710 6T 2+2:71210 4T +0:574)mo: (3.4)
The shape of the intrinsic carrier concentration curve in Fig. 3.2(a) is mainly due to
exponential function of the (-Eg/2kT ) in Eqn. 3.2, which means ni is highly dependent on the
temperature variation of Eg and T . At room temperature the intrinsic carrier concentration
is approximately 1  1010 cm 3. However, this decreases by ten orders of magnitude at
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Figure 3.2: The temperature dependence of (a) the intrinsic carrier concentration and (b)
the eective mass of electrons and holes, as modelled by Caiafa et al. [68].
160 K. Below this temperature, the intrinsic carrier concentration is so small that it can
be considered negligible and no longer contributes towards the free carrier concentration.
3.1.3 Extrinsic Silicon
For intrinsic silicon, the free carrier concentration at room temperature is far too low to
make it an eective semiconductor material. Therefore silicon is generally doped with other
elements (dopants) to increase the free carrier concentration by several orders of magnitude
in order to improve conductivity. Dopants are impurities within the silicon crystal lattice,
they can be n-type (donors) or p-type (acceptors). The type indicates whether the dopant
uses electronics (n-type) or holes (p-type) as its majority charge carrier. Donors have energy
levels that sit within the silicon energy band gap, close to the conduction band. They are
elements that have one or more extra electrons that are loosely bound to their dopant site.
The electrons can be elevated to the conduction band with thermal excitation. The amount
of energy required for this is called the ionisation energy. As the name suggests, acceptors
are dopants that accept electrons rather than donate them. It can be said, therefore that
they generate holes. Their energy levels are at the bottom of the silicon energy band gap,
close to the valence band. They are elements that have one or more vacancies of electrons
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Figure 3.3: Bond pictures of n-type silicon doped with phosphorus and p-type silicon
doped with boron.
when substituting a normal silicon atom within the covalent bond of the crystal lattice. It is
important to note that when the doped crystal is depleted of carriers, the dopants are ionised
with the opposite charge to their majority carriers. These ions form a potential barrier within
the silicon lattice. There are several possible dopant types, the most common n-types are
phosphorus (P) and arsenic (As) and for p-type, they are boron (B) and aluminium (Al).
Fig. 3.3 illustrates the lattice structure of n-type silicon doped with P and p-type silicon
doped with B.
Other than dopant types, the quantity of the additional impurity atoms can also alter the
electrical properties of silicon. N-type silicon generally has a dopant concentration between
1015  1018 cm 3. Lightly doped n-type silicon is normally denoted as n  and has a dopant
concentration between 1013   1014 cm 3. This is generally used in the drift region of high
power devices. Highly doped silicon is denoted as n+ and has a dopant concentration higher
than 1018 cm 3. The denotation of dopant concentration is the same for p-type silicon.
Highly doped silicon (> 1018 cm 3) is considered degenerate, this means that their behaviour
is closer to metal than semiconductor. This is because with the high impurity concentration,
the individual dopant atoms are close enough to form an impurity band which merges with
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the conduction band and give rise to band gap narrowing eect.
3.2 Conductivity of Silicon
The conductivity () of silicon is greatly aected by temperature changes. It is expressed
as:
 =
1

= q(n(T;ND)n(T;ND) + p(T;NA)p(T;NA)): (3.5)
where  is the resistivity, ND is the donor concentration, NA is the acceptor concentration, n
is the electron mobility and p is the hole mobility. For purely n-type silicon, the conductivity
simply becomes:
 = qn(T;ND)n(T;ND): (3.6)
Therefore, the change in conductivity with temperature will depend on free carrier concen-
tration (n) and electron mobility (n).
3.2.1 Free Carrier Concentration
The number of charge carriers in a semiconductor is generally much lower than in a conduc-
tor. For intrinsic silicon, the free carrier concentration is approximately equal to ni, see Fig.
3.4(a). However, with added impurities, the free carrier concentration would be approxi-
mately equal to the dopant concentration, see Fig. 3.4(b & c). Since at room temperature,
the dopant concentration is generally several orders of magnitude higher than ni and would
therefore, dominate. For the rest of this chapter, only n-type silicon will be discussed in
order to simplify the ideas. However, equivalent equations and discussions can be applied to
p-type silicon.
3.2.1.1 Eects of Temperature on Electron Concentration
Fig. 3.5 presents the temperature dependence of n for n-type silicon with a dopant concen-
tration of 11015 cm 3 [70]. The gure illustrates the three temperature regions of operation
for silicon. Silicon normally operates in the saturation region where all the donors are ionised
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Figure 3.4: The contribution to the free carrier concentration for (a) intrinsic silicon, (b)
n-type silicon and (c) p-type silicon.
and ND  n. At high temperature conditions, silicon enters the intrinsic region where the
intrinsic carrier concentration becomes higher than the dopant concentration, ni > ND and
n  ni. This is when the thermal energy inside the silicon is high enough to excite the
electrons from the valence band to the conduction band and the electrons available from the
silicon crystal lattice is much higher than the dopant concentration. In this region, silicon
no longer behaves like a semiconductor due to the high leakage current, hence it is the upper
limit of the operating temperature. At cryogenic temperatures, silicon enters the freeze-out
range where there is not enough thermal energy to ionise all the donors and incomplete
ionisation takes place, where n < ND. n can be approximated by [71]:
n 
r
NDNC
2
exp

  qEi
2kT

; (3.7)
here Ei is the ionisation energy and is equal to EC ED, where ED is the donor energy level.
Ei varies with dierent impurity types, Table 3.1 presents some of the common dopant species
and the values of their Ei. The most common n-type dopant for silicon is phosphorus where
Ei  46 meV . Ei is a critical parameter for any semiconductor since a low value reduces the
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Figure 3.5: The free electron concentration as a function of temperature for silicon with
ND = 1 1015 cm 3 [70].
carrier freeze-out temperature. However, a high value of Ei causes freeze-out to occur even
at room temperatures. Fig. 3.6 shows a more complete picture of the freeze-out range of
silicon [72], the freeze out range can be further separated into transition range and insulator
range. The transition range sits between the saturation range and the insulator range.
Incomplete ionisation occurs in the transition range. Here the thermal energy of the crystal
lattice is not high enough to ionise all the donors and a fraction of the electrons occupy the
donor sites instead of the conduction band. n is highly dependent on T in this temperature
range. The insulator range is where the carrier freeze-out is complete and all the electrons
are frozen to the donor sites and n becomes virtually zero.
3.2.1.2 Eects of Dopant Concentration on Electron Concentration
At room temperature incomplete ionisation can still occur [73]. At higher dopant concen-
trations the thermal energy of the crystal may not be enough to completely ionise all the
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Table 3.1: Various impurities used in N and P-type silicon and their ionisation energy,
Ei [61]
N-type dopants species Ei (meV ) P-type dopants species Ei (meV )
P 46 B 44
As 54 Ga 73
N 190 Al 69
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Figure 3.6: The ionised charge fraction of n-type silicon (phosphorus) against temperature
for dopant concentration 1 1015 cm 3 [72].
donors and a fraction of the donors will remain un-ionised. Most physical models tend to
neglect this eect or assume incomplete ionisation becomes more severe at very high ND.
In fact, at room temperature, only a narrow band of dopant concentrations are aected by
incomplete ionisation. An empirical model was published by Schenk et al [73], where the
ionised charge fraction is given by:
N+D
ND
= 1  bn
(n+ gn1)
: (3.8)
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Here N+D is the ionised dopant concentration and b is a doping dependent attenuation factor
given as:
b =
1
1 + (ND=Nb)d
; (3.9)
n1 is given as:
n1 = NCexp

 qEdop
kT

; (3.10)
and Edop is given as:
Edop =
Ei
1 + (ND=Nref )C
: (3.11)
Other parameters are given in Table 3.2 with phosphorus as the dopant. Fig. 3.7 illustrates
the incomplete ionisation eect of Eq. 3.8 at 300 K for silicon doped with phosphorus at
various concentrations. The gure shows complete ionisation when ND  1  1016 cm 3
and ND  1 1020 cm 3. The fraction of ionised dopants drops to 75% when ND is around
31018 cm 3. The reason for the complete ionisation for low dopant concentrations is due to
the silicon operating in the saturation region, as shown in Fig. 3.5. Complete ionisation at
ultra high dopant concentrations is due to the degeneracy of silicon. This is where impurity
energy band width becomes wide enough to merge with the conduction band edge, commonly
known as the Mott transition [74]. Once ND is high enough to pass the Mott transition point,
dopant ionisation becomes temperature independent even at cryogenic temperatures.
The incomplete ionisation eect is also dependent on temperature. At lower tempera-
tures, less thermal energy will become available to ionise all the available dopants. Therefore
silicon with a lower dopant concentration can still be aected by the incomplete ionisation
eect. The narrow band of dopant concentration that is aected by incomplete ionisation
at room temperature will become wider and the centre of the band will shift towards lower
dopant concentrations, as shown on Fig. 3.7.
3.2.1.3 Eects of Electric Field on n
If thermal ionisation is the only mechanism to ionise dopants, silicon would behave like an
insulator in the insulator temperature range. However, there are other ionisation mechanisms
that depends on the electric eld. Their eects are weak at room temperature, therefore they
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Figure 3.7: The ionised charge fraction of silicon doped with phosphorus at dierent
concentration [73].
Table 3.2: Parameters used in Eq. (3.8), (3.9) and (3.11) for phosphorus
Parameter Value
Nref [cm
 3] 2:2 1018
C 2
Nb [cm
 3] 6 1018
d 2.3
g 0.5
are not generally noticeable. At low temperatures where the thermal ionisation mechanism
becomes weaker than the electric eld ionisation mechanisms, the electric eld eects become
dominant. For the temperature range of interest, two electric eld dependent ionisation
mechanisms are known, they are discussed below.
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Figure 3.8: The potential well of a trapped electron at an un-ionised donor site with (A) no
electric eld presence and (B) with electric eld and potential barrier bending.
3.2.1.4 Poole-Frenkel Ionisation
For un-ionised donor sites, the trapped electron is in a funnel shaped potential well [75]. The
height of the well is the ionisation energy that is required for the electron to be excited to
the conduction band, see Fig. 3.8(A). However, the potential well can be bent by an electric
eld to a lower ionisation energy (E
0
i), see Fig. 3.8(B). Ei is the dierence between Ei and
E
0
i , it is dependent on the electric eld (E) [75]:
E
0
i = (Ei  Ei) = Ei   2q
r
qE
"si"0
: (3.12)
Here "si is the dielectric constant of silicon and "0 is the permittivity of vacuum. For
silicon, the donors are already ionised at room temperature through the thermal mechanism.
Therefore, the Poole-Frenkel eect is not easily noticeable. It becomes noticeable at carrier
freeze-out temperatures (<50 K). Even though Poole-Frenkel ionisation is an electric eld
eect, the actual ionisation mechanism is still based on thermal excitation. Therefore this
eect is also known as eld-assisted thermal ionisation.
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3.2.1.5 Tunnelling Ionisation
Other than Poole-Frenkel ionisation, tunnelling is also a possible ionisation mechanism.
However, unlike Poole-Frenkel ionisation, tunnelling is a form of eld induced ionisation
which is only weakly dependent on temperature. If the electric eld strength is suciently
high an electron can tunnel through the lowered barrier side of the potential well into the
conduction band, see Fig. 3.9 [75]. This requires no thermal ionisation and could operate at
near zero kelvin temperatures. Therefore, tunnelling dominates at temperatures below 10 K
where Poole-Frenkel eects are minimal.
Ei
Ei
'
Δ
Potential well
Figure 3.9: Tunnelling eect - when an electron tunnel through the lowered barrier side of
the potential well.
3.2.2 Electron and Hole Mobilities
The electron and hole mobilities (n, p) have direct inuence over the conductivity of silicon
at any given temperature. They quantitatively describe how charge carriers move through
the silicon crystal and are directly related to the drift velocity (vd) caused by the presence
of an electric eld. They are dened as:
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vd(n;p) = n;pE: (3.13)
When an electric eld is applied across a silicon crystal, the free charge carriers are acceler-
ated by the electrical force and decelerated by collisions and lattice scattering events. The
results are two average drift velocities that can be described by the variable n;p.
For n-type silicon, n can be approximated by the Matthiessen's rule where a combina-
tions of scattering mechanisms are combined together:
1
n
=
1
L
+
1
i
+
1
eh
+
1
ee
: (3.14)
L is the lattice scattering eect, otherwise known as phonon scattering. This is due to the
lattice vibrations which produce acoustic pressure waves/quasi-particles known as phonons.
The energy and concentration of phonons are dependent on temperature and their collisions
with moving electrons are the main factor in reducing n. i is the impurity scattering
eect, caused by the collisions between electrons and the added impurities. The collision is
caused by coulomb scattering due to the positively charged dopant ions. i is dierent for
dierent dopant types and concentrations. eh is the electron and hole scattering process,
this becomes signicant at high temperatures where a large amount of holes are generated
from the intrinsic carrier ionisation process which can cause coulomb scattering with the
electrons. ee is the electron-electron scattering process, this becomes signicant at very
high electron density where the electrons spatial proximity becomes very small and the
repulsive force between them increases the collisions with one another.
3.2.2.1 Eects of Dopant Concentration on Electron and Hole Mobilities
The electron and hole mobilities in bulk silicon can be aected by a number of controllable
variables, such as the dopant concentration and temperature. Clearly, intrinsic silicon, which
has little or no impurities would induce very little impurity scattering. Increasing the dopant
concentration increases impurity scattering which results in lower electron mobility. High
dopant concentrations increase the charge carrier concentration, which increases the coulomb
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scattering processes, reducing the charge carrier mobilities. Fig. 3.10 shows the electron
mobility as a function of dopant concentration. The function is based on Caughey and
Thomas's empirical data [76]. The function is expressed as:
n;p = min +
max   min
1 + (ND;A=Nref;1)1
: (3.15)
The coecients are presented in Table 3.3 [77] for phosphorus and boron as the dopant
species.
Figure 3.10: The electron mobility, n as a function of dopant concentration (phosphorus),
ND based on empirical data [76] (for low electric elds).
The gure shows that the electron mobility is unaected by impurity scattering at dopant
concentrations below 1  1014cm 3 but becomes dependent as ND increases. At very high
dopant concentrations, the electron mobility appears to saturate at a constant value [78].
Further work by Masetti et al. has indicated that at dopant concentrations above 1 
1020cm 3, the electron mobility saturates at a lower value than previously suggested [79].
This is shown in Fig. 3.11 where the dashed line indicates the expected electron mobility
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Table 3.3: Coecients used in Eq. (3.15), (3.16), (3.17) and (3.18) for phosphorus and
boron as impurities.
Coecients P B
max(cm
2=V s) 1414.0 470.5
min(cm
2=V s) 68.5 44.9
1(cm
2=V s) 56.1 29.0
Nref;1(cm
 3) 9.201016 2.231017
Nref;2(cm
 3) 3.411020 6.101020
1 0.711 0.719
2 1.98 2.0
saturation and the solid line is based on empirical data. This behaviour can be included in
Eqn. 3.15 to give Eqn. 3.16. The coecients are presented in Table 3.3.
n = min +
max   min
1 + (ND=Nref;1)1
  1
1 + (Nref;2=ND)2
; (3.16)
3.2.2.2 Eects of Temperature on Electron and Hole Mobilities
As well as dopant concentration, charge carrier mobilities are also sensitive to temperature.
At elevated temperatures, the carrier mobilities decrease due to high lattice scattering from
electron/hole-phonon collision events, as well as increased coulomb scattering between both
charge species due to increased free carrier concentration. When the lattice temperature is
reduced, the behaviour is reversed. Phonons will have a lower average energy which will
reduce the lattice scattering events, coulomb scattering will also diminish due to the lower
free carrier concentration. However, carrier mobilities remain sensitive to impurity scattering
which means it is always aected by the dopant concentration.
Fig. 3.12 presents a selection of previously measured electron and hole mobilities against
temperature at dierent dopant concentrations. The gures show large increases in the elec-
tron and hole mobilities, especially at lower dopant concentrations. Fig. 3.12(a) shows that
at conventional operating temperatures (250-350 K), silicon with very low dopant concen-
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Figure 3.11: The electron mobility, n as a function of high dopant concentration. The
solid line is based on empirical data [79].
trations (< 1 1014cm 3) follows the generally accepted T 2:42 dependence but deviates at
higher dopant concentrations. Mobilities saturations were also observed at low temperatures
and the saturation temperatures appear to be higher at higher dopant concentrations. For
extremely low dopant concentrations (ND < 10
12cm 3), the electron mobility at 10 K is
three orders of magnitude higher than at 300 K with no observable saturation at any tem-
perature. This suggests that coulomb scattering could be the cause for the saturation which
occurs at low temperatures. For highly doped silicon (ND  1:3  1017cm 3), the electron
mobility at 50 K is only one order of magnitude higher than at 300 K. Below 50 K, the elec-
tron mobility appears to decrease as temperature tends towards absolute zero, indicating a
peak mobility at 50 K. The reason for the inverse temperature dependence in this tempera-
ture range is uncertain. At even higher dopant concentrations (ND  2:5  1018cm 3), the
increase with decreasing temperature is minimal. This means the electron mobility is al-
most temperature independent around 300 K. For the hole mobilities shown in Fig. 3.12(b),
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the temperature dependent behaviour at high dopant concentrations is relatively similar to
the electron mobility. However, for extremely pure samples, the hole mobilities appear to
increase monotonically at cryogenic temperatures.
Charge carrier mobilities are particularly dicult to model accurately since they are
sensitive to several variables simultaneously. The two main variables have been discussed
already: dopant concentration and temperature. For extreme temperature cases, one more
variable should be included: the free carrier concentration. Klasseen presented a model
which accounts for all three variables [77, 81] and is based on Matthiessen's rule from Eqn.
3.14 where the temperature dependent lattice scattering eect is expressed as:
L = max

300
T
2:285
; (3.17)
and impurity scattering which is also dependent on the free carrier concentration (n) is
expressed as:
i =
2max
max   min

T
300
31 1:5Nref;1
ND
1
+
minmax
max   min

300
T
0:5
n
ND;A

: (3.18)
Coecients can be found in Table 3.3.
3.2.2.3 Saturation Velocity
All the previous discussions have assumed the charge carrier mobilities to be constant for
all electric eld conditions and that the electron and hole velocities would increase/decrease
linearly in proportion to the electric eld strength. However, at very high electric eld con-
ditions, carrier velocity cannot increase indenitely and the mobility falls towards zero. The
maximum velocity that can be reached is known as the saturation velocity. The saturation
velocity at high electric eld strengths is dependent on temperature, dopant concentration
and crystallographic orientation.
Fig. 3.13(a) presents the temperature dependent electron drift velocities against electric
eld applied parallel to the <111> crystallographic orientation [80]. At 20 K, the electron
saturates at an electric eld strength that is approximately an order of magnitude lower
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(a) Electron mobilities
(b) Hole mobilities
Figure 3.12: Previously measured (a) electron mobilities and (b) hole mobility data as a
function of temperature at dierent dopant concentrations. , M and  were presented
in [80]. O, B, C and + were presented in [81]. The solid line illustrates the T 2:42
dependence for silicon with low dopant concentration.
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than at 300 K. The saturation velocity increases further at lower temperatures, as shown in
Fig. 3.13(b) based on empirical data presented in [80]. The curve follows the temperature
dependent equation:
vsat(T ) =
2:4 107
1 + 0:8 exp(T=600)
: (3.19)
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Figure 3.13: The temperature dependent (a) electron drift velocity against electric eld
applied parallel to the <111> crystallographic orientation and (b) saturation velocity best
t curve from empirical data following Eqn. 3.19 [80].
3.2.2.4 Surface eects on the electron mobility
As discussed in the previous chapter, the metal-oxide-semiconductor (MOS) structure is
critical in all MOS devices. The inversion channel resistance is a major contribution to the
total on-state resistance. This is especially true for devices with blocking voltages below
100 V. This is because the electron mobility at the channel is lower than the bulk electron
mobility we have discussed earlier in this section. The electrons are forced to travel through
the thin inversion layer at the surface of the silicon. Here, they experience several other
scattering eects that only occur at the oxide-semiconductor junction as well as the scatter-
ing eects electrons normally encounter in bulk silicon. These include additional coulomb
scattering from the xed oxide charges and interface state charges. Interface state charges
come from the oxide surface, surface roughness scattering due to the surface mismatch and
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oxide quality. The electron mobility is also directly aected by the applied electric eld
normal to the semiconductor surface and the background dopant concentration of the semi-
conductor, inversion layer charge density and crystallographic orientation. Various studies
have concluded that the <100> crystallographic orientation provides the best electron mo-
bility, therefore manufacturers tend to use this orientation as the starting material in silicon
devices [23].
(a) (b)
Figure 3.14: (a) The temperature dependent eld eect electron mobilities and (b) the eld
eect electron mobilities at 77 K for dierent dopant concentration [82] for n-channel MOS
with silicon crystallographic orientation (<100>).
The eld eect electron mobility (FE), eectively the inversion layer electron mobility,
has been measured by Sato et al. [82] down to 77 K. Fig. 3.14(a) presents their measured
temperature dependence at four dierent gate voltages for n-channel MOS gates with silicon
in the <100> crystallographic orientation. Down to 77 K, the electron mobility exhibits
a monotonic increase, but decreases with higher gate voltages. Interestingly, at 77 K, the
electron mobility at 25 V, VGS   VGth > 2 V indicating a possible peak electron mobility
for 10 V < VGS < 45 V. This is conrmed in Fig. 3.14(b). The gure shows the electronic
mobility behaves in a non-monotonic manner and peaks at 15 V for NA = 3:2 1016cm 3.
Increasing gate voltages leads to higher inversion layer charge density. Beyond a certain volt-
age, the carrier density becomes high enough to induce serious electron-electron scattering
eects. Lower dopant concentrations have similar electron mobilities at high gate voltage
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but do not lead to gate threshold voltages. Higher dopant concentrations reduce the electron
mobility as well as increasing the gate threshold voltage.
A physical semi-empirical model that is accurate down to 77 K was proposed by Jeon
and Burk [83], it accounts for scattering mechanisms including phonon, coulomb and surface
roughness. For the temperatures between 100 K and 370 K, the inversion layer electron
mobility can be modelled as:
inv =
T
a1
+
1
a2T nE1=eff
+
1
a3E2eff
; (3.20)
and between 77 K and 100 K,
inv =
Eeff
a4T
+
1
a5TE1=3eff
+
1
a6E2eff
; (3.21)
with the eective electric eld in the inversion layer as:
Eeff =
1
"0"si
(0:5Qinv +Qdepl): (3.22)
where Qinv is the inversion layer carrier concentration and Qdepl is the depletion region charge
density. All other parameters are presented in Table. 3.4.
Also aected by the surface eect is the accumulation layer mobility, which for a power
MOSFET occurs in the n-type JFET (throat) region directly under the gate oxide. Com-
pared to the number of studies on the inversion layer, relatively little works has been done
on the cryogenic behaviour of the accumulation layer. However, Wilcox et al. [84] measured
the behaviour down to 30 K at Eeff=1 105V=cm. The data is presented in Fig. 3.15. The
gure also includes the temperature dependent model of the accumulation mobility:
accu = 757

T
300
 0:7
: (3.23)
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Table 3.4: Parameters used in Eqn. 3.20 and 3.21.
Parameters Values
a1 6:68 10 8
a2 1:82 10 8
a3 3:27 10 16
a3 6:38 105
a3 2:65 10 8
a3 4:89 10 16
n 1.62
 4.89
 2.04
Figure 3.15: (+) The measured accumulation electron mobility at Eeff=1 105V=cm [84]
and the solid line represents the temperature dependent model in Eqn. 3.23.
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3.3 Breakdown Behaviour
One of the key properties of power devices is the ability to support high blocking voltages,
therefore understanding the breakdown mechanism in silicon is particularly important. All
power devices have a rated breakdown voltage (VBD). Operating the device around the
breakdown voltage should be avoided since the combined eects of high voltage and high
current will lead to severe power dissipation. This would result in device degradation or
even irreversible destruction.
There are several mechanisms that could lead to junction breakdown, by far the most
common is impact ionisation. Other mechanisms, such as thermal instability (due to ultra
high temperatures) are not applicable at cryogenic temperatures and tunnelling ionisation
(due to thin layers) is unlikely to occur in power devices as they have drift regions of several
10's of microns thick. Therefore, these two eects will not be covered in this section. Impact
ionisation, also known as avalanche multiplication, occurs when the maximum electric eld
within the depletion region reaches a critical value, generally named critical electric eld
(Ec). When the critical electric eld is reached, freed charge carriers will gain enough energy
from the electric eld to start an avalanche multiplication of electron-hole pairs within the
depletion region through high velocity impacts with the lattice structure. This process
increases the current through the depletion region to unsustainable level. For an abrupt
junction, the breakdown voltage is related to the critical electric eld and depletion width
(WDm) [61]:
VBD =
EcWDm
2
=
"sE2c
2qND
(3.24)
This is illustrated in Fig. 3.16, where the breakdown voltage is the area under the electric
eld line when the peak electric eld reaches the critical electric eld value. The gure
assumes the opposite side of the junction is metal or highly doped silicon, which means the
depletion width on the opposite side will be negligible. The shape of the depletion layer will
be dierent with graded junction or punch-through structures [61].
The second part of Eqn. 3.24 relates the breakdown voltage with the critical electric eld
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x
c
WDm
Figure 3.16: The relationship between electric eld and depletion width, the area under the
line indicates the breakdown voltage when the critical electric eld has been reached for a
punch-through device.
and the dopant concentration of silicon, where "s is the permittivity of silicon ("s = "si"0).
The equation indicates that higher breakdown voltages could be obtained with lower dopant
concentrations. However, this relationship may not be valid at dopant concentrations higher
than 3  1017cm 3 since other eects will contribute to the breakdown process [61]. The
calculated relationship is shown in Fig. 3.17(a) [85]. The critical electric eld is also lightly
dependent on the dopant concentration, the dependence for abrupt PN junctions is presented
in Fig. 3.17(b) and can be expressed as [61]:
Ec =
4 105
1  (1=3) log10(ND=1016)
(3.25)
For abrupt junctions, the temperature dependence of the breakdown voltage was pre-
dicted by Crowell and Sze, the data is presented in Fig. 3.18 [86]. The gure presents
the normalised breakdown voltages to 300 K for three dierent dopant concentrations, the
breakdown voltages decrease when temperature is reduced and the rate of change with tem-
perature is higher for lower doped silicon. Intuitively, the reason breakdown voltage decreases
at lower temperatures is due to the increased electron-hole mobilities. Freed electrons and
holes in the depletion region gain more energy from the same electric eld. Therefore the
impact ionisation process will be more ecient and the critical electric eld will decrease.
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Figure 3.17: For abrupt PN junctions: (a) Breakdown voltage as a function of dopant
concentration [85]. (b) Critical electric eld as a function of dopant concentration [61].
3.3.1 Silicon Limit Breakthrough with Super-Junction
For conventional unipolar devices, there is a fundamental limit to the lowest on-state resis-
tance achievable at a given breakdown voltage. This can be seen from Eqn. 3.24, where
there is a maximum dopant concentration and minimum drift region thickness that can be
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Figure 3.18: The predicted breakdown voltage of a silicon abrupt junction as a function of
temperature for various dopant concentrations [86].
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used for a certain breakdown voltage of a power device. For higher the breakdown voltages,
the dopant concentration must be lower or the drift region must be thicker. This leads to a
higher minimum on-state resistance. This is known as the fundamental silicon limit.
Figure 3.19: MEDICI simulated electric eld prole of a SJ structure [87].
In recent years, a novel idea most commonly known as the super-junction (SJ) theory [31]
[88] has managed to surpass the silicon limit. This is achieved by replacing the drift region
of a device with alternating P and N pillars (See Fig. 2.16). This changes the electric eld
prole from an essentially one dimensional prole (for a conventional drift region) to a two
dimensional prole. A MEDICI simulated example of the electric eld prole is presented
in Fig. 3.19 [87]. In this new structure, more electric eld can be sustained under the
curve across the Y direction, in comparison to the triangle shape electric eld in Fig. 3.16.
Due to the two dimensional shape of this electric eld prole, higher dopant concentrations
can be used as well as thinner drift regions. The breakdown voltage becomes essentially
independent of the dopant concentration and only depends on the thickness of the drift
region. At the same breakdown voltage, SJ devices can reduce the on-state resistance by a
factor of ve [32]. However, this requires the dopant concentration of the N and P pillars
to be the same, charge imbalance between the alternating pillars can reduce the breakdown
voltage substantially [89]. Furthermore, in order for the SJ eect to work, the pillar width
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is also required to be small, especially at high dopant concentrations [34].
The physical breakdown process for a SJ structure is the same as conventional junctions.
However, the dopant concentration would be higher. How the two dimensional electric eld
will aect the temperature dependence has not been found in any literature.
3.3.2 Ionisation Rates
The impact ionisation process can be described by the ionisation rates of electrons and
holes. If the impact ionisation is initiated by holes, the breakdown condition is given by the
ionisation integral [61]:
Z WDm
0
p exp

 
Z x
0
(p   n)dx0

dx = 1; (3.26)
If electrons initiate the breakdown condition, it is given by:
Z WDm
0
n exp

 
Z WDm
x
(n   p)dx0

dx = 1: (3.27)
n and p are electron and hole ionisation rates respectively. The temperature dependence
of these two parameters are dicult to assess. In order to simplify the description of the
breakdown process, the two ionisation rates can be combined to form a single eective
ionisation rate (eff ). Here, the breakdown condition is when the integration of the eective
ionisation rate within the depletion width is equal to one:
Z WDm
0
eff (E)dx = 1: (3.28)
The eective ionisation rate is dependent on the electric eld and several models have been
proposed to model this relationship [90] [85] [91]. They are all based on a simple formula
expressed as.
eff = a exp( b=E); (3.29)
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where a and b are coecients extracted from empirical measurements and are temperature
dependent. Singh and Baliga [16] proposed a simpler temperature dependent empirical model
based on Fulop's formula [92] where the eective ionisation rate is expressed as:
eff = CEg; (3.30)
and the breakdown voltage for an abrupt junction can be derived as:
VBD = 0:5

g + 1
C
2=(g+1)
qND
"s
(1 g)=(1+g)
; (3.31)
C and g have the following temperature dependence:
C = 2 10 28 exp
 16:22T
300

; (3.32)
g = 5:8 + 1:2

T
300

: (3.33)
The simulated temperature dependence of eff at dierent electric eld strength sand VBD
at dierent dopant concentrations are presented in Fig. 3.20. The model predicts a linear
increase in ionisation rates and linear decrease in breakdown voltages with lower tempera-
tures.
3.3.3 Cosmic Radiation Eects
In addition to temperature, the breakdown behaviour of power devices is also subject to
other external inuences. One of the main eects is cosmic radiation or cosmic rays. Cosmic
rays are highly energetic subatomic particles from outer space. The main source is the Sun
but there are other galactic radiation sources such as supernova explosions. Cosmic rays
consist of, but are not limited to, protons, alpha particles, neutrons, electrons, mesons and
photons. Most cosmic rays never reach the earth's surface due to the funnelling eects of
the Earth's magnetic eld which focus the radiation towards the magnetic poles. However,
neutrons are not aected by this geomagnetism since they have no electric charge. Therefore,
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they are known to be the main causes for device failures at sea level.
Device failures due to cosmic radiation in power devices have been known for a number
of years [93]. Device failures under blocking conditions have been measured at dierent
attitudes and conditions. Fig. 3.21 presents the number of device failures against time in
the salt mine experiment by Kabza et al. The data clearly implies the relationship between
device failures and the amount of cosmic radiation they receive. Only when the diodes used
in the experiment 140 m below ground were the cosmic rays reduced enough to avoid any
failures.
Cosmic ray induced failures are a particularly dicult eect to mitigate, since it is a
failure eect without precursor and is purely a statistical process when shielding is not
applied. In most cases, shielding is neither possible or appropriate which means power
devices are not protected against this type of failure. Power devices are particularly aected
by cosmic radiation due to their relatively large size and high voltage/power capability,
which can result in device destruction. However, power devices can be design to reduce the
eect of cosmic rays by improving their radiation hardness. Other methods include reducing
the blocking voltage and decreasing the electric eld across the device. Fig. 3.22 presents
the predicted curves of temperature and altitude dependences of the failure rates for an
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IGBT based on empirical measurements by Kaminski [94]. The gures shows an increase in
failure rates at lower temperatures and higher altitudes. These are particularly crucial for
the intended application of this work where the power devices will be subject to cryogenic
temperatures with relatively little shielding.
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3.4 Thermal Conductivity
The thermal conductivity of silicon is an important parameter for power devices because it
describes the ability of the material to conduct away heat generated from the active region.
Higher thermal conductivity would result in a device that is more thermally stable and
reliable due to the lower T between the semiconductor and the packaging. The temperature
dependent thermal conductivity of silicon has been measured in a number of studies. Its
value at room temperature is generally accepted as 1.3 W=cmK [95] [96] [97]. This increases
at lower temperatures as shown in Fig. 3.23. The gure shows the measured thermal
conductivity of silicon (K) down to 2 K. The temperature dependent thermal conductivity
of intrinsic silicon exhibited non-monotonic behaviour. As the temperature is reduced from
room temperature, the thermal conductivity of silicon rises to a peak at 30 K before rapidly
reducing as T tends to 0 K. The gure also show the thermal conductivity for P-type silicon
with a dopant concentration of 1  1015cm 3. At temperatures above 100 K, its thermal
conductivity is similar to intrinsic silicon and it is commonly assumed that the thermal
conductivity of silicon is independent of dopant concentration at temperatures above 100 K.
However, impurities inside the silicon will cause a reduction in the thermal conductivity at
temperatures below 100 K.
Average line for pure Si
Average line for 
NA = 1x10
15cm-3
NA = 1x10
15cm-3
Figure 3.23: The measured thermal conductivity of silicon against temperature, + and
 [95],  [96] and  [97].
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Chapter
4
Cryogenic System and Device
Characterisation Setup
The cryogenic behaviour of power devices is largely unknown below the liquid nitrogen
temperature of 77 K. In order to investigate the feasibility of utilising power devices at
cryogenic temperatures of 30 K, device characterisation from room temperature down to
20 K will be the core aspect of this work. This chapter describes the cryogenic system used
in this study and the measurement setup.
4.1 Background
Initially, device characterisations were intended to be performed at the Converteam site in
Rugby, UK. However, it was soon realised that the cryogenic system there was too big for
this application. Therefore, a stand alone cryogenic system was needed which can reach tem-
peratures as low as 30 K. By coincidence, the Nano-silicon group in the Physics department
within the University of Warwick was at the time attempting to sell o a small cryogenic
rig that was previously used to perform hall measurements down to 13 K, this is shown in
Fig. 4.1. Therefore, it was decided to purchase this system and strip it down to the essential
components and convert it to characterise power devices. This included adding an accurate
temperature sensor and heater.
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Figure 4.1: The initial cryogenic system designed to perform hall measurements.
4.2 Cryogenic System
Fig. 4.2 presents the cryogenic system conguration, it can be broken down into three main
sub-systems:
 The cooling system and cryostat.
 The vacuum pump system.
 The temperature controller.
This section will briey describe each sub-system. Further illustrations of the full cryogenic
system can be found in Appendix D.
4.2.1 The Cooling System and Cryostat
The cryogenic cooling system is a closed cycle helium cryostat (Leybold RDK 10-320), with
a modied aluminium outer and inner casing. The casings were modied for the previous
hall measurement setup in order to t between two magnets. The cooling system consists of
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Figure 4.2: Cryogenic system conguration.
the expander module which expands helium vapour inside a chamber. The cooling process
is based on the Joule-Thomson eect. The chilled module is thermally connected to the
copper cold-head and therefore the temperature of the cold-head decreases. The compressor
low pressure helium exhausts are returned to the compressor, cooled and pumped back to
the expander module in order to continue the cycle. The high power water chiller circulates
cooled water to keep the compressor at 15o C. Due to the relatively small cold-head of this
cryogenic system, the size of the device footprint is limited to 4 cm  2 cm, see appendix D
for more details.
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4.2.2 The Vacuum Pump System
Since the cold-head temperature will reach cryogenic temperatures, the internal environment
of the cryostat has to be kept in high vacuum to stop ice formation on the cold-head and
devices under test. The vacuum pump system consists of: a turbomolecular vacuum pump
(Leybold TurboVAC 50), which can generate vacuum level down to 10 8 mbar pressure; a
Turbocontroller (Leybold Turbotronik NT-10) and gauges/heads (Edwards Penning 8/CP25-
S); a rotary vane dual stage vacuum pump (Leybold TRIVAC D4B) for turbomolecular pump
backing; vaccum gauges (Edwards Pirani 10) and head (Edwards PR10-K) and a mechanical
gas valve.
4.2.3 The Temperature Controller
The temperature of the cold-head has to be monitored and controlled in order to estimate
the temperature of the power device attached. Since the cooling system simply chills the
cold-head to 13 K, obtaining a stable temperature above 13 K is performed by heating
the cold-head while balancing the cooling action of the cooling system. The cold-head is
heated by a resistive (27 
) heater attached to its base. The temperature sensor diode
(Lakeshore DT-670) also attached to the cold-head (close to the device under test) measures
the exact temperature of the cold-head. The actual control is by the temperature controller
(Lakeshore 325) which utilises proportional-integral-derivative (PID) control algorithms to
control the heater to match the measured temperature with the desired temperature value.
The temperature sensor diode wiring is thermally sinked to the cold-head by wrapping it
around the side of cold-head, this is done to minimise external heat leakage which could
aect the temperature measurement of the sensor diode.
4.3 On-state and Breakdown Measurement System
Fig. 4.3 presents the on-state and breakdown measurement system. The cold-head inside the
cryostat chamber has a vertically orientated detachable copper plate, which enables through
hole power devices to be mechanically and thermally attached to the cold-head to ensure
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Figure 4.3: On-state and breakdown measurement system conguration.
minimum temperature dierence between the cold head and the measured device. Also,
since some power devices have an active terminal as the back plate, a thin layer of silicone
insulating thermal pad (Sil-Pad K-10) was used to electrically isolate the device from the
copper cold-head while maintaining a good thermal contact. Nylon sockets were also used
for the electrical connections to make power devices easily interchangeable between measure-
ments. All on-state characterisation was measured with the kelvin connection method, also
known as four-point probes method, which uses separate pairs of current carrying and voltage
sensing electrodes to make more accurate measurements than traditional two terminals mea-
surements. The on-state behaviour and breakdown voltage measurements were performed
by a high power programmable curve tracer (Tektronix® 371B), which is a power device
characterisation machine normally used to verify device performance and failure analysis.
Both on-state behaviour and breakdown measurements were performed without physically
changing the electrical connections by using a modied switch box connection (see appendix
D). The curve tracer has a high DC resolution down to 1 pA or 2 V. Low current measure-
ments for the Schottky diodes were performed by a semiconductor device analyser (Agilent
Technology B1500A). Modied adapters have been used in both machines in order to connect
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to the cryostat rig.
4.4 Switching Measurement
For the power MOSFET switching measurements, a chopper cell test circuit was set up to
carry out the double pulse switching test. The circuit is shown in Fig. 4.4. The double pulse
consists of two successive pulses with a short period in between. The rst is a long pulse
designed to energise the inductor, then a short o pulse to ensure the power MOSFET is
switched o. There is then, a short on pulse to measure the turn on and turn o behaviour of
the power MOSFET. A Schottky diode and MOSFET were placed in the cryostat chamber
to be cooled and the remainder of the circuit was kept at room temperature. The gate of
the power MOSFET was controlled by sending a double pulse signal at 15 V to the gate
terminal. The power supply was at 20 V, the DC (direct current) link capacitor has a value
of 200 F and the inductor has a value of 500 H. The measurements were recorded by a four
channel oscilloscope (Tektronix TDS5054B), the double pulse was generated by a function
generator (Tektronix AFG3022) and the gate driver is a purpose build circuit.
Unfortunately, the cryostat chamber has long DC bus wiring to connect the high vac-
uum adapters near the base of the cryostat to the cold-head. This results in a large stray
inductance. Bus bar connections with low stray inductance [42] were not possible due to
the space restriction within the cryostat. To reduce the stray inductance, twisted wires were
used within the cryostat and the wiring outside was kept to an absolute minimum. Fig.
4.5 illustrates the long wiring inside the cryostat. The stray inductance was calculated to
be 680 nH. A high stray inductance can cause large voltage overshoot during switching
measurements. In order to reduce this eect, a 50 
 gate resistor was used to reduce the
rate of change in the gate voltage.
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Figure 4.4: The chopper cell circuit for the switching measurements.
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Chapter
5
Cryogenic Characterisations of Power
MOSFETs, HEMTs and Schottky
Diodes
From analysing the known behaviour of power devices in chapter 2, the main conclusion is
that the focus of this work would be on power MOSFETs as these devices should be able
to achieve the lowest on-state resistance. This chapter will present the measured cryogenic
behaviour of several types of power MOSFET down to 20 K. These include the HEXFET®,
the high voltage PowerMESH, super-junction (SJ) MOSFETs such as CoolMOS and
MDMesh, as well as SiC power MOSFETs. The rest of the chapter will present the mea-
sured cryogenic behaviour of GaN HEMTs and power Schottky diodes, including: conven-
tional silicon power Schottky diodes, TMBS diodes, gallium arsenide Schottky diodes and
silicon carbide Schottky diodes.
5.1 Power MOSFETs
In the introduction to power MOSFETs in chapter 2.1, it is clear that their known behaviour
at cryogenic temperatures does not extend below 77 K (with the exception from Karunanithi
et al. [26], which measured down to 4 K). Therefore, a more comprehensive investigation was
required to analyse the power MOSFET behaviour at lower temperatures and over a wider
range of voltage and current ratings.
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Figure 5.1: Illustration of the HEXFET® cell structure [98].
5.1.1 HEXFET®
The HEXFET® is a well known class of power MOSFET from International Rectiers
Inc. (IR). It utilises a hexagonal cellular structure in the horizontal plane to optimise the
current handling capability of the device. The hexagonal cellular structure is illustrated
in Fig. 5.1 [98]. The device structure in the vertical plane is the vertical diused MOS
(VDMOS) structure, identical to the basic vertical power MOSFET structure presented in
Fig. 2.13. This simple, conventional structure makes the HEXFET an ideal device to use as
a benchmark against which more complicated structures can be compared.
5.1.1.1 200 V HEXFET
A 200 V HEXFET (IRFP4668PbF, rated at 130 A, TO-247AC package) was measured from
a temperature of 20 K, with increments of 10 K per step, up to 100 K. The room temperature
behaviour is also presented for reference. This device has a typical drain source resistance of
8 m
 at 300 K. The forward and reverse IV characteristics of this HEXFET at dierent gate
voltages are presented in Fig. 5.2. The change in gate threshold voltage with temperature
was also measured and is presented in Fig. 5.3(a). The data showed that the gate threshold
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Figure 5.2: The temperature dependent forward IV characteristics of a 200 V HEXFET at
(a) VGS=5 V, (b) VGS=10 V, (c) VGS=15 V and the reverse IV characteristics at (d)
VGS=15 V.
voltage was 1.21 V higher at 20 K than at room temperature. At 100 K, VGth '5.65 V, this
means that at temperatures below 100 K, when VGS= 5 V the device will not turn on, as
shown in Fig. 5.2(a). The IV characteristics are fairly similar for 10 V< VGS <15 V with the
exception of the measurements taken at 30 K and 20 K. The reverse IV characteristics show
symmetrical behaviour in the third IV quadrant. It is clear from the data that temperature
points from 100 K to 60 K are very closely matched and only begin to degrade below 50 K.
However, the IV characteristics above 30 K are still better than room temperature.
The measured IV characteristics of the reverse body diode are presented in Fig. 5.3(b) for
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characteristics of the reverse body diode of the 200 V HEXFET.
temperatures of 294 K, 250 K, 200 K, 150 K, 100 K, 75 K, 50 K and 20 K. The turn-on voltage
of the body diode increased at lower temperatures. It increases steadily as temperature
reduces from 300 K down to 100 K and saturates at1.05 V at temperatures below that. One
interesting behaviour is that the body diode experiences lower resistance at higher current
levels and this becomes more pronounced at lower temperatures. However, this behaviour
was observed only in the 200 V HEXFET device and the exact reason is unknown.
For conventional operating temperatures, a small variation in device performance is gen-
erally expected between devices of the same part number. However, since HEXFETs were
not designed with the intention of operating at cryogenic temperatures, variations between
devices in these conditions are unknown. In order to identify these variations, ve 200 V
HEXFETs were measured and compared. Within these devices, A1 through to A4 were from
the same manufactured batch, whereas device B1 was from a dierent batch. The measured
on-state resistances, (RON) of the ve HEXFETs are presented in Fig. 5.4. RON is dened
as the inverse of the gradient of the linear region of the on-state curve of the MOSFET
(from IDS= 0 to the start of the knee curve, see inset of gure). RON is 3.6 times lower at
80 K than at room temperature. This is comparable to the factor of four gure presented
by Mueller at 77 K [99]. The results clearly show an optimum temperature range between
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I
R    =  1/gradient
V
ON
Figure 5.4: The measured temperature dependent on-state resistance, RON of the ve
200 V HEXFETs.
60 K and 90 K, where RON is the lowest. For the four devices from batch A, there are small
dierences in the RON above 50 K, at an average variation of 0.7 m
. This is expected from
the minute dierences between the dopant proles of each device. However, below 40 K, the
measurements exhibited major variations between the four devices. At 20 K, A1 has the
highest RON of 14.1 m
; whereas A2 has the lowest RON of 3.7 m
, a range of 10.4 m
.
The device from batch B has a lower RON in the optimum temperature range compared to
the devices in batch A. At 70 K, it is 1.4 m
 lower than the average RON from batch A.
However, it has a higher RON at 20 K than any devices in batch A.
At temperatures below 40 K, three out of the ve HEXFETs exhibited voltage dependent
on-state resistance in the ohmic region of their IV characteristics. This is especially evident
in devices A1 and B1. The on-state resistance, shown in Fig. 5.4, does not account for
this voltage dependence as it presumed the prole was linear in the linear region. The IV
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measurements are presented in Fig. 5.5. At 30 K, both devices deviated from the linear ohmic
behaviour as the drain-source voltage increased. This behaviour becomes more pronounced
at 20 K. The same eect was observed in device A4 but was less pronounced. For the
remaining two MOSFETs, device A2 and A3, no voltage dependent behaviour was observed
at the current level measured.
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Figure 5.5: The non-ohmic behaviour at temperatures below 40 K for A1 and B1.
The instantaneous power loss from 20 K to 110 K was measured at 18 A and is presented
in Fig. 5.6. It was measured at one minute intervals for 20 minutes. The supplied voltage
was pulsed at 300 ms intervals with the gate voltage held at 15 V. The average change in
power loss per second with temperature is also presented in the gure. Below 80 K, due
to the negative temperature coecient of the on-state resistance, the average power loss
decreases over time due to self heating. However, it is important to note that for the devices
that exhibited voltage dependent on-state resistance at temperatures below 40 K would have
higher RON at lower current levels. In this case, RON is no longer constant and the power loss
dependence on voltage is no longer linear. Above 80 K, the behaviour returns to a positive
97
5.1 Power MOSFETs
temperature dependence and the power loss increases over time as the junction temperature
rises.
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Figure 5.6:  - Measured temperature dependent instantaneous power loss and  - the
average change in power loss per second between 20 K and 110 K.
The measured breakdown voltages of the ve HEXFETs from 20 K to 100 K are presented
in Fig. 5.7, the breakdown voltages at room temperature are also added as reference. The
data shows that breakdown voltage decreases as temperature decreases. The behaviour is
identical between all the measured devices with VBD an average of 24% lower at 20 K than at
room temperature. All devices from batch A have near identical results, however the device
from batch B behaves in the same manner but has a breakdown voltage that is consistently
lower than batch A. This indicates that the device from batch B may have a thinner or more
highly doped drift region when compared to batch A. This correlates with the lower on-state
resistance shown in Fig. 5.4.
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Figure 5.7: Measured temperature dependent breakdown voltages for the ve power
HEXFETs.
5.1.1.2 Switching behaviour 200 V HEXFET
Using the switching measurement setup discussed in Chapter 4.4, the switching behaviour
of a 200 V HEXFET was measured at 294 K, 100 K and 20 K. Fig. 5.8(a) presents the
drain-source voltage waveforms at turn o and Fig. 5.8(b) presents the drain-source current
waveforms at turn o. The measured gate voltage waveforms are also presented for reference.
The two cryogenic measurements exhibited increased voltage overshoot when compared with
the room temperature measurement. This correlates with the higher negative di=dt, as
shown by the aligned data in the inset of Fig. 5.8(b). The magnitude of the overshoot is
directly related to the parasitic stray inductance within the circuit, and the drain-source
voltage oscillation is caused by the drain source capacitance, the stray inductance and the
drain-source resistance forming a LCR resonant oscillator. At cryogenic temperatures, the
combined eects of increased voltage overshoot and decreased breakdown voltage will be
a critical factor in circuit design. This also emphasises the importance of minimising the
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Figure 5.8: The temperature dependent (a) turn-o voltages and gate voltages and (b)
turn-o currents at 294 K, 100 K and 20 K of a 200 V HEXFET.
stray inductance in the DC bus wiring in any circuit conguration operating at cryogenic
temperatures. The power loss due to switching is dominated by the turn o loss. However
due to the reduction in the turn o period, the overall energy loss reduces at cryogenic
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temperatures
Turn on waveforms from the same test are presented in Fig. 5.9; the gate voltage wave-
forms are also added for reference. For the turn on voltage waveforms, there is relatively
little voltage undershoot and the current waveform exhibited minimal current oscillations.
This means that the turn on event of the power MOSFET is quite stable and not critical
in terms of voltage undershoot. The diode waveforms also exhibited virtually zero reverse
recovery which is expected from a Schottky diode.
Another notable dierence between the switching waveforms at room temperature and
cryogenic temperatures is the timing between the changing states. During turn o events, the
drain source voltage and current begin to turn o just over2 s earlier at 100 K compared to
room temperature, as shown in Fig. 5.8(a) and 5.8(b). The timing dierences are primarily
driven by the temperature dependent gate threshold voltage of the HEXFET. The threshold
voltage was measured and it is 1.2 V higher at 20 K than at room temperature. This
means it will take longer to reach the required gate voltage to turn on the device (hence
the delay during turn on events) and a shorter time to reduce the gate voltage during turn
o. The overall eect is that the voltage o period across the power MOSFET will become
slightly narrower; whereas, a voltage on period will become slightly wider. These can have
undesirable eects in switch mode power applications, especially in high frequency switching
applications. However, since the measurements were performed with a high gate resistance
to reduce the parasitic eects caused by the high stray inductance of the cryogenic rig, the
timing dierences would be magnied.
5.1.1.3 P-channel HEXFET
Karunanithi et al.'s measurements of the p-channel MOSFET, shown in Fig. 2.14(c), sug-
gests that the p-channel MOSFET may experience carrier freeze-out eects at a lower tem-
peratures than the n-channel MOSFET. However, data from the last section shows that
the 200 V rated n-channel HEXFET doesn't experience any degradation in performance
until 50 K and only some suer serious degradation below 40 K. Here, a -150 V p-channel
HEXFET (IRF6215PbF, 13 A, in TO-220AB package) was characterised at the temperatures
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Figure 5.9: The temperature dependent (a) turn-on voltages and gate voltages and (b)
turn-on currents at 294 K, 100 K and 20 K of a 200 V HEXFET.
of 294 K, 250 K, 200 K, 150 K, 100 K, 75 K, 50 K and 20 K. The forward IV characteristics
at dierent gate voltages and on-state resistance at VGS=-15 V are presented in Fig. 5.10.
The data at temperatures of 20 K, 50 K and 75 K are highlighted with red, blue and purple
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respectively to dierentiate them from the higher temperature measurements.
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Figure 5.10: The temperature dependent IV characteristics of a -150 V p-channel
HEXFET at (a) VGS= -5, (b) VGS= -10, (c) VGS= -15 V and (d) the on-state resistance at
VGS= -15 V.
At VGS= -5 V, the HEXFET was only weakly turned on. The device exhibits low current
gain with steadily decreasing saturation currents at lower temperatures. At 20 K, the linear
region of the IV characteristics shows non-ohmic behaviour with the on-state resistance
reducing with higher voltage until the saturation current is reached. The IV characteristics
between VGS= -10 and -15 V were very similar. Degradation was observed at temperatures as
high as 75 K, with notable non-ohmic behaviour as high as 50 K. The on-state resistance was
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4.3 times higher at room temperature than at 100 K but was 5.6 times higher at 20 K than
100 K. However this does not account for the lower on-state resistance at higher drain-source
voltages.
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Figure 5.11: The measured (a) gate threshold VGth, (b) IV characteristics of the body diode
and (c) breakdown voltages of a -150 V the p-channel HEXFET with temperature.
The temperature dependent gate threshold of the p-channel HEXFET is presented in
Fig. 5.11(a). The data shows that the threshold voltage increases at lower temperatures.
However, the increase as temperature is reduced to 20 K is only  0:5 V , much smaller
variation than the n-channel HEXFET in Fig. 5.3(a). The IV characteristics of the re-
verse body diode are presented in Fig. 5.11(b). Unlike the body diode of the n-channel
HEXFET, the p-channel HEXFET body diode exhibited no negative change in resistance
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at any temperatures but did exhibit slow turn-on at 20 K.
The breakdown voltage of the p-channel HEXFET is presented in Fig. 5.11(c). It shows
an approximately linear decrease as temperatures is reduced from room temperature to 100 K
and saturates at temperatures below 100 K. The breakdown voltage was 23 % lower at
20 K compared to room temperature, which is comparable to the 24 % decrease for the
n-channel HEXFET.
5.1.2 PowerMESH
The highest rated voltage for power MOSFETs that is currently commercially available is the
1500 V PowerMESH from STMicroelectronics. Cryogenic behaviour of such high voltage
rated power MOSFETs has not been found in any literature. The fabrication process of the
PowerMESH uses a square shaped cellular structure utilising the MESH OVERLAY pro-
cess, which has been applied in other devices such as IGBTs. Since it is a very high voltage
power MOSFET, following the theory discussed in Fig. 3.17(a), the dopant concentration
of the drift region would be approximately 1  1014cm 3. A 1500 V rated PowerMESH
(4 A, STP4N150, in TO-220 package) was measured at 294 K, 250 K, 200 K, 150 K, 100 K,
75 K, 50 K and 20 K. The gate voltage was set at 15 V. The breakdown behaviour measure-
ment was not conducted since the required voltage was higher than the rated level of all the
interconnection within the cryogenic rig.
The forward IV characteristics of the measured PowerMESH are presented in Fig. 5.12.
The measurements at 50 K and 20 K are highlighted with blue and red to dierentiate from
the higher temperature measurements. The on-state behaviour improved dramatically as
temperature was reduced from room temperature to 75 K. Degradation was observed at
50 K but was still comparable to the device behaviour at 100 K. However, at 20 K, the
device characteristic became worse than the room temperature measurement. At 20 K, it
also exhibited similar non-ohmic behaviour as seen in measurements the HEXFETs. The
extracted on-state resistances are presented in Fig. 5.13(a). It was 14.7 times lower at 75 K
than room temperature.
The reverse body diode characteristics were also measured and presented in Fig. 5.13(b).
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Figure 5.12: The measured forward IV characteristics of a 1500 V PowerMESH at
VGS=15 V.
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Figure 5.13: The extracted (a) on-state resistance at VGS=15 V and (b) the measured
reverse body diode characteristics of a 1500 V PowerMESH.
The diode turn-on voltage increased in a steady manner at lower temperatures but saturates
below 100 K. At 20 K, the diode was 0.6 V higher than at 50 K. This is a sudden sharp
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increase when compared to the rest of the trend. However, there is weak conduction from 1 V
to 5 V which means the device is actually turned on at around 1 V but only fully turned-on
above 1.5 V. Similar behaviour was observed for the p-channel HEXFETs and the forward
threshold voltage of IGBTs in [42].
5.1.3 Super-junction MOSFETs
As introduced in Chapter 2.1, SJ MOSFETs have superior properties when compared with
conventional power MOSFETs. This is due to their alternating P and N pillars structure
in the drift region. This enables the use of a higher doped drift region compared to the
conventional limits of silicon for the same breakdown voltage capability. Schlogl et al. have
claimed that the CoolMOS device from Inneon is the ideal device for cryogenic applications
down to 77 K and they have characterised a 600 V CoolMOS down to 80 K [36]. Here, SJ
devices such as CoolMOS and semi-SJ device such as MDMesh will be measured down to
20 K to understand whether the benets of SJ MOSFETs are still applicable below 80 K.
5.1.3.1 CoolMOS
The CoolMOS structure is basically identical to the device structure presented in Fig. 2.16,
the current path through the drift region is narrower compared to conventional structures.
However, with the higher dopant concentration and thinner drift region, lower on-state resis-
tance can be achieved. Three samples of the 560 V CoolMOS (rated at 21 A, SPP21N50C3,
in TO-220 package) were measured and they are named CoolMOS 1, 2 and 3 for identi-
cation purposes. They were characterised at temperatures of 294 K, 250 K, 200 K, 150 K,
100 K, 50 K and 20 K. The three identical CoolMOS devices were compared and their for-
ward IV characteristics at VGS=15 V are shown in Fig. 5.14, as well as their extracted
on-state resistance at the same gate voltage. The forward IV characteristics at 50 K and
20 K are highlighted with blue and red respectively to dierentiate them from the higher
temperature measurements. The three CoolMOS devices exhibited near identical behaviour
at temperatures above 100 K with some negligible variations at 200 K and 294 K. However,
at temperatures below 100 K, CoolMOS 1 exhibited very little change in on-state resistance.
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Figure 5.14: (a),(b) and (c) The temperature dependent forward IV characteristics of three
CoolMOS devices (SPP21N50C3) and (d) the extracted on-state resistance at VGS=15 V.
Whereas, CoolMOS 2 exhibited a slight degradation at lower temperatures. However, Cool-
MOS 3 exhibited non-ohmic behaviour at 20 K with serious on-state resistance degradation.
On average, the on-state resistance at 100 K was 5.8 times lower than at room temperature.
The IV characteristics of the reverse body diodes of the three CoolMOS devices are pre-
sented in Fig. 5.15. The three diodes exhibited close to identical behaviour at temperatures
above 100 K. However, at temperatures below 100 K, all three diodes show dierent char-
acteristics. CoolMOS 1 exhibited little increase in turn-on voltage, whereas CoolMOS 2
exhibited higher turn-on voltage and on-state resistance. At 20 K, the diode showed non-
linear IV dependence after turn on with its on-state resistance changing at dierent current
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levels. For CoolMOS 3, this eect is more pronounced, with the 20 K measurement showing
much higher voltage drop at higher current levels.
The breakdown voltages of the three CoolMOS devices are presented in Fig. 5.15(d).
All three CoolMOS devices exhibited similar temperature dependent characteristics. The
breakdown voltages are an average of 33% lower at 20 K than at room temperature, with
CoolMOS 3 showing a slightly higher reduction at 34%.
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Figure 5.15: (a),(b) and (c) The temperature dependent IV characteristics of the reverse
body diodes and (d) breakdown voltages of three 560 V CoolMOS.
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5.1.3.2 MDMesh
The MDMesh is another power MOSFET based on the SJ concept from STMicroelectronics.
It has a vertical structure similar to that shown in Fig. 2.16. However, the P-type pillars do
not reach all the way down to the substrate [33]. This leaves an extra layer of conventional
drift region underneath the SJ structure. This makes it eectively a semi-SJ device. Three
samples of the 550 V MDMesh deivce (rated at 20 A, STW20NM50, in TO-247 package) were
measured and they have been designated MDMesh 1, 2 and 3 for identication purposes.
The three identical MDMesh devices were compared and their forward IV characteristics at
VGS=15 V are presented in Fig. 5.16, as well as their extracted on-state resistance at the
same gate voltage. The forward IV characteristics at 50 K and 20 K are highlighted with
blue and red respectively to dierentiate them from other temperature measurements.
As seen by the extracted on-state resistance shown in Fig. 5.16(d), the temperature
dependence is not consistent between the three MDMesh devices. However their IV charac-
teristics are fairly similar at temperatures above 50 K. At temperatures below 50 K, all three
MDMesh devices exhibited very dierent IV characteristics. MDMesh 1 exhibited very little
change at 20 K, whereas MDMesh 2 exhibited on-state resistance degradation. In addition,
MDMesh 3 exhibited non-ohmic behaviour at 20 K, similar to the CoolMOS behaviour. On
average, the on-state resistance at 100 K was 6.4 times lower than at room temperature.
The reverse body diode IV characteristics of the three MDMesh devices are presented
in Fig. 5.17. The three diodes exhibited near identical behaviour at temperatures above
50 K. However, at 20 K, all three diodes exhibited dierent characteristics. MDMesh 1
exhibited little increase in on-state resistance, whereas MDMesh 2 exhibited higher on-state
resistance. The on-state resistance of MDMesh 3 is even higher than MDMesh 2. However,
no non-linear behaviour was observed at the measured current level.
The breakdown voltages of the three MDMesh devices are presented in Fig. 5.17(d),
the breakdown voltages were an average of 23% lower at 20 K than at room tempera-
ture. MDmesh 2 and 3 have similar temperature dependent breakdown voltages. However,
MDMesh 1 has a lower breakdown voltage at room temperature than the stated voltage
rating.
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Figure 5.16: (a),(b) and (c) The temperature dependent forward IV characteristics of three
MDMesh device (STW20NM50) and (d) the extracted on-state resistance at VGS=15 V.
5.1.4 Comparison between Super-junction MOSFETs and Con-
ventional power MOSFETs
For conventional operating temperatures, SJ MOSFETs such as CoolMOS and MDMesh are
known to be to superior in terms of achievable on-state resistance at the same breakdown
voltages when compared to conventional power MOSFETs such as HEXFETs. However,
it is unknown whether this superiority extends down to 20 K. Therefore, in this section a
direct comparison between CoolMOS, MDMesh and HEXFET devices of similar voltage and
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Figure 5.17: (a),(b) and (c) The temperature dependent IV characteristics of the reverse
body diode of three MDMesh (STW20NM50) and (d) the breakdown voltages.
current ratings is presented.
5.1.4.1 500 V HEXFET
The closest HEXFET device in terms of similar voltage and current ratings to the two SJ
MOSFETs is the 500 V HEXFET (IRFP460, 20 A, TO-247 packaged). Three samples were
measured and, for identication purpose, they are designated as HEXFET 1, 2 and 3. The
three identical HEXFET devices compared and their forward IV characteristics at VGS=15 V
are presented in Fig. 5.18, as well as their extracted on-state resistance at the same gate
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voltage. The forward IV characteristics at 20 K are highlighted with red to dierentiate
them from other temperature measurements.
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Figure 5.18: (a),(b) and (c) The temperature dependent forward IV characteristics of three
HEXFETs (IRFP460) and (d) the extracted on-state resistance at VGS=15 V.
The forward IV characteristics of the three HEXFET devices are fairly similar across
the full measured temperature range. With the exception of some slight variation at room
temperature and 200 K. At 20 K, HEXFET 1 and 3 exhibited a slight degradation in on-
state resistance, whereas HEXFET 2 did not show any noticeable change. Unlike the SJ
MOSFETs, variations in the on-state resistance below 50 K were small. Non-ohmic behaviour
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was not observed in any of the measured HEXFETs. On average, the on-state resistance
was 8.4 times lower at 50 K than at room temperature.
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Figure 5.19: (a),(b) and (c) The temperature dependent IV characteristics of the reverse
body diode of three HEXFETs (IRFP460) and (d) the breakdown voltages.
The reverse body diode IV characteristics of the three HEXFET devices are presented in
Fig. 5.19. All three body diodes exhibited dierent on-state resistances at room temperature.
HEXFET 1 has the lowest on-state resistance, HEXFET 2 has the highest and HEXFET 3
is in between. At temperatures below 50 K, HEXFET 1 and 3 exhibited odd behaviour.They
showed a slight increase in on-state resistance when the current increased beyond a certain
threshold. For HEXFET 1, this is at 15 A and for HEXFET 3 this is at 11 A. However,
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in the same temperature range, HEXFET 2 exhibited no dierences between 50 K and 20 K
with no observable non-linearity.
The breakdown voltages of the three HEXFET devices are presented in Fig. 5.19(d).
The breakdown voltages were an average of 26% lower at 20 K than at room temperature.
HEXFET 1 and 3 have dierent breakdown voltages but the shape of their temperature
dependence curves are almost identical. HEXFET 2 has the lowest drop in breakdown
voltage between room temperature and 20 K.
5.1.4.2 Comparison
The average on-state resistances of the three types of power MOSFET are presented in Fig.
5.20. The error bars show the maximum and minimum value of three identical samples
for each type of device. All three power MOSFETs exhibited a global minimum on-state
resistance between 50 K and 100 K. Below this range, the decreased electron mobility and
carrier freeze-out eect dominates and the average on-state resistances increase. The gure
shows that the variations in the on-state resistances for all three power MOSFETs between
the samples are small above 100 K. However, at temperatures below 50 K, where the carrier
freeze-out eect becomes signicant, the variations between dierent samples increases. This
is especially pronounced in the two SJ devices. The most likely reason for this is the stronger
carrier freeze-out characteristics for higher dopant concentrations [73]. The range of variation
is also much larger; this could be due to minute dierences in dopant concentrations between
devices from dierent manufactured batches. Interestingly, both the CoolMOS and MDMesh
samples contain one device that was not aected by the carrier freeze-out eect below 50 K.
The average breakdown voltages of the three types of power MOSFET are presented
in Fig. 5.21(a). The error bars show the maximum and minimum value of three identical
samples for each type of device. Fig. 5.21(b) presents the normalised average breakdown
voltage of the three power MOSFETs to room temperature. All three power MOSFETs
exhibited a reduction in breakdown voltage with decreasing temperature. However, the
CoolMOS devices exhibited the largest drop in breakdown voltage, with the value at 294 K
34% higher than at 20 K. The dierence for the HEXFET and MDMesh devices is 26%
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Figure 5.20: The average on-state resistances of the three MOSFETs against temperature.
The variation between samples is also presented.
and 23% respectively. The HEXFET shows the biggest range of variation between dierent
samples. There is a 50 V dierence between the best and worst samples at 294 K and 43 V
at 20 K. This shows that it maybe necessary to characterise each device down to the lowest
operating temperature before actual operation. Previous literature has assumed that the
breakdown voltage is linearly dependent on temperature. However, it is clear from measured
data that this linear dependence is not valid below 150 K, as shown in Fig. 5.21(b).
As the breakdown behaviour of power MOSFETs degrades at lower temperatures, it
is important for devices operating at low temperatures to be able to sustain the required
breakdown voltages. With the on-state resistance improvement down to 50 K, there is a
trade-o between the breakdown requirement and on-state resistance. Fig. 5.22 presents
the trade-o between the breakdown voltage and the on-state resistance for the three power
MOSFETs at 294 K, 150 K and 20 K. The ideal results would be positioned at the bottom
right side of the graph, where a device can sustain high voltages and achieve a low on-
state resistance. At room temperature, the CoolMOS is by far the best device of the three,
achieving both the highest breakdown voltage and lowest on-state resistance. At 150 K,
the on-state resistances of all three power MOSFETs are similar and the MDMesh sustains
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Figure 5.21: (a) The average breakdown voltages of HEXFET®, MDMesh and
CoolMOS from 294 K down to 20 K and (b) the normalised breakdown voltages to 294 K
from part (a).
the highest breakdown voltage. At 20 K, CoolMOS has the lowest breakdown voltage and
HEXFET achieves the lowest on-state resistance. Therefore, in order to operate these devices
at cryogenic temperatures, selecting the best power MOSFET will depend on the specic
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requirements of the application: the operational temperature range, breakdown voltage and
maximum power losses.
5.1.5 Silicon Carbide MOSFETs
Recent progress in silicon carbide processing techniques have led to the commercialisation
of silicon carbide MOSFETs [100]. However, most silicon carbide MOSFETs are still in the
prototype stage, mainly due to reliability issues with the oxide interface [101]. A prototype
sample of a 1200 V SiC power MOSFET (GE12N152) from GE was measured down to 20 K.
The device has an estimated rated current of 25 A. To the knowledge of the author, no
cryogenic data of SiC MOSFETs has previously been published.
The temperature dependent forward IV characteristics of the measured SiC MOSFET
are presented in Fig. 5.23. The gures present the measured data at VGS = 15, 20 and 25 V.
Unlike Si MOSFETs, SiC MOSFET exhibited no improvements at lower temperatures. The
extracted on-state resistances for each of the gate voltages are presented in Fig. 5.23(d). The
on-state resistance of the linear region exhibited negative temperature dependence down to
50 K. The reason behind this behaviour could be due to a combination of factors, rst being
the carrier freeze-out eect of SiC at lower temperatures [58]. The second and likely the
dominating factor is the large increase in gate threshold voltage which has been discussed
by Matocha and Tilak [101]. At 20 K, the on-state resistance appears to decrease slightly
compare to 50 K, which means the temperature dependence is non-isotropic below 100 K.
Non-ohmic behaviour was also observed at 100 K and below.
The temperature dependent IV characteristics of the reverse body diode of the SiC
MOSFET are presented in Fig. 5.23(e). The turn-on voltage was 2.5 times higher at
20 K than at room temperature. Interestingly, the on-state resistance of the body diode
remained relatively similar at all the measured temperatures.
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Figure 5.23: The temperature dependent forward IV characteristics of a 1200 V SiC power
MOSFET (GE12N152) at (a) VGS=15 V, (b) VGS=20 V, (c) VGS=25 V, (d) the extracted
on-state resistance at dierent gate voltages and (e) the IV characteristics of the reverse
body diode.
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5.2 HEMT
As introduced in chapter 2.3.2, the gallium nitride HEMT has recently been recognized as a
viable device for power electronic applications. Previously, HEMT devices were commonly
made from gallium arsenide and mainly used in communication applications due their high
speed and low noise switching capabilities. However, GaAs HEMTs are fairly low power
devices with low rated breakdown voltages. The GaN HEMT has the potential to achieve
low on-state resistance as well as high breakdown voltage due to its high critical electric eld
attributes (See Table. 2.1).
5.2.1 GaN HEMT
Figure 5.24: The EPC GaN enhancement mode HEMT structure [102].
Currently, GaN HEMTs are still an immature technology. However, a few companies have
commercialised some GaN HEMT devices. Ecient Power Conversion (EPC) has introduced
an enhancement mode GaN HEMT (Normally o device). These devices are packaged in
passivated die form (Flip chip technology) with solder bumps as terminals, hence they are
currently only available as surface mount packages. Fig. 5.24 presents the known device
structure of the GaN enhancement mode HEMT. It is a lateral device with the active GaN
layer grown on a silicon wafer with aluminium nitride used as an isolation layer. The EPC
enhancement mode HEMT was designed to behave like a conventional power MOSFET, with
a required minimum gate bias to turn on the device. It even has an intrinsic body diode
which behaves in a similar manner to the body diode of a power MOSFET but operates via
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a dierent mechanism (unipolar conduction). During reverse bias, with VGS= 0 V, the gate
becomes positively biased compare to the drain which turns on the device. This means the
GaN HEMT can only block voltage applied at the drain terminal. Unlike the MOSFET, the
gate is not isolated from the channel which results in a higher gate leakage. It is also known
to have a negative temperature dependence, meaning lower temperature would decrease the
gate threshold voltage in contrast to a silicon MOSFET.
A 200 V, 12 A GaN HEMT (EPC1010) was chosen for cryogenic measurement. Due to
the bare die form of the device, it was soldered on to a printed circuit board (PCB) to create
electrical connections. In order to ensure good thermal conduction, the back of the die is
held in thermal contact with the copper cold-head with a thin layer of silicone thermal pad
in between, this is illustrated in Fig. 5.25.
PCB 
Solder bump
Copper traces
Die
Thermal pad
Cold head
Figure 5.25: The electrical and thermal connections with the GaN die during
characterisation.
The temperature dependent forward IV characteristics of the GaN HEMT at VGS= 5 V is
presented in Fig. 5.26(a). The device improves at lower temperatures and exhibits no sign of
degradation or non-ohmic eects even down to 20 K. This is expected from the temperature
independent two dimensional electron gas density of the channel. The extracted on-state
resistance is presented in Fig. 5.26(b). The on-state resistance reduces at lower temperatures
but appears to saturate at temperatures below 50 K. The on-state resistance is ve times
higher at room temperature than at 20 K, However this includes the measurement errors
from the additional resistance caused by the PCB connections. The measured gate threshold
voltage of the device is presented in Fig. 5.26(c). As expected, the gate threshold voltage
decreased with decreasing temperature; from 1.3 V at room temperature down to 0.25 V
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at 20 K. The same eect occurs in MOSFETs at high temperature. It is important to
note that at such low gate threshold voltage, there is a real danger of parasitic turn-on
from voltage spikes or even noise on the gate terminal. Although such eects are generally
mitigated at cryogenic temperatures.
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Figure 5.26: The temperature dependent (a) forward IV characteristics at VGS= 5 V, (b)
the extracted on-state resistance and (c) the measured gate threshold voltages.
The temperature dependent IV characteristics of the reverse Schottky diode are pre-
sented in Fig. 5.27(a). The turn-on voltage of the Schottky diode followed a similar negative
temperature dependence to the gate threshold voltage. The diode turn-on voltage saturates
at temperatures below 100 K. It also exhibits negative resistance when the current rises be-
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yond 2 A. Fig. 5.27(b) presents the measured temperature dependent breakdown voltage
taken at ISD '250 A. The breakdown voltage is 34% lower at 20 K compared to room
temperature. The breakdown voltage at room temperature was lower than the rated break-
down voltage which means the device could have degraded during the soldering process. The
breakdown voltage at 100 K was higher than expected from the trend of the temperature
curve. This could be due to a measurement error.
0 0.5 1 1.5 2
0
2
4
6
8
10
Source drain voltage, VSD (V)
So
ur
ce
 d
ra
in
 c
ur
re
nt
, I
SD
 
(A
)
 
 
294 K
250 K
200 K
150 K
100 K
50 K
20 K
Decreasing 
temperature
(a) IV characteristics of the reverse Schottky diode
0 50 100 150 200 250 300
100
110
120
130
140
150
160
170
180
Temperature, T (K)
Br
ea
kd
ow
n 
vo
lta
ge
, V
BD
 
(V
)
(b) Measured breakdown voltage
Figure 5.27: The temperature dependent (a) IV characteristics of the reverse Schottky
diode and (b) the measured breakdown voltages.
5.3 Power Schottky Diodes
Power Schottky diodes have the potential to achieve lower power loss than PiN diodes at
cryogenic temperatures. This is because the conductivity of the diode is dependent on
unipolar conduction which improves at lower temperatures. The turn-on voltage of the
Schottky diode is also lower than the turn-on voltage of the PiN diode which would result in
a lower voltage drop. Furthermore, the turn-on voltage of a Schottky diode can be controlled
by the Schottky barrier height, which is dependent on the metal type, dopant concentration
of the semiconductor and interface conditions; all of which can be precisely controlled during
fabrication. In terms of the reverse behaviour, edge terminations are commonly added to
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improve the breakdown voltage by spreading the electric eld so that the junction does
not breakdown prematurely, this also reduces the reverse leakage current. However, how
this inuences the cryogenic behaviour of power Schottky diodes is uncertain since data on
their cryogenic behaviour has not been found in any literature. Therefore, it is the aim of
this section to present the measured cryogenic behaviour of several silicon power Schottky
diodes. The cryogenic behaviour of gallium arsenide and silicon carbide Schottky diodes is
also presented.
5.3.1 Silicon Schottky Diodes
The temperature dependent behaviour of four commercially available power Schottky diodes
was measured, including forward conduction characteristics and breakdown voltages within
the temperature range of 294 K and 20 K. Information on the four diodes is shown in Table
5.1. Diode D1-D3 are conventional Schottky rectiers and Diode D4 is a trench MOS barrier
Schottky (TMBS) rectier.
Table 5.1: Measured power Schottky diodes, all rated at 200 V
Diodes Part Number Manufacturer Maximum average Packaging
forward current (A)
D1 MBR20200CT ON Semiconductor 10 TO-220AB
D2 MBR10200CT SPC Multicomp 5 TO-220AB
D3 DSA90C200HB IXYS 45 TO-247AD
D4 V302200C VISHAY 15 TO-220AB
The low current measurements of the forward bias behaviour of D1 are presented in Fig.
5.28. As temperature decreases, the data follows the expected behaviour described by the
Schottky diode equation:
JF = JS

exp

qV
kT

  1

; (5.1)
where JF is the forward current density and JS is specied in Eqn. 2.3. Interestingly,
the data also indicates the formation of a current plateau at 200 K, with this behaviour
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becoming more pronounced at lower temperatures. A similar behaviour was also observed
in SiC Schottky diodes [59], and barrier inhomogeneity was proposed as the cause for this
eect.
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Figure 5.28: Low current-voltage characteristics of D1 at various temperatures.
The forward IV characteristics of D1-D4 with temperature are presented in Fig. 5.29, up
to IF=10 A. The measurements at 20 K are highlighted with red to dierentiate them from
higher temperature measurements. At room temperature, all four diodes exhibited similar
behaviour with small dierences in turn-on voltages. All the diodes begin to conduct at
around 0.4 V but do not fully turn on until VF '0.7 V. This behaviour suggests that these
diodes may be conducting via the P+ guard rings in their structures. The P+ guard rings
are likely to overlap with the metal contacts which result in PN junctions in parallel with
the Schottky junctions, eectively forming a Merged PiN Schottky (MPS) diode, see Fig.
2.9(b). The PN junction has a turn-on voltage that is higher than the Schottky turn-on
voltage. Therefore, conduction rst occurs in the Schottky region of the device and then
through the PN junction regions when the voltage reaches the PN junction turn-on voltage.
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This eect is present in all 4 diodes.
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Figure 5.29: The forward IV characteristics of D1-D4 at various temperatures.
The MPS behaviour was observed in all four diodes but the changes of their IV charac-
teristics with temperature are quite dierent. For D1, conduction through the PN junctions
become less apparent at lower temperatures due to their higher turn-on voltage. Therefore,
conduction through the Schottky regions begin to dominate. For the measured 294 K and
200 K curves, conduction through the PN junctions can be seen by the increasing IV slope
with higher VF . However, at temperatures below 100 K, conduction only occurs via the
Schottky regions for the presented current range (IF 10 A). This is mainly due to the
increased electron mobility which reduces the resistance of the drift region. This leads to an
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over all lower voltage across the device. In this case, the voltage is not high enough to reach
the increased turn-on voltage of the PN junction at temperatures below 100 K. Abnormal
behaviour was observed at 20 K where the turn-on knee voltage decreased by 0.01V when
compared to the turn-on knee voltage at 50 K. The measurement was repeated on more than
one device and the same behaviour was observed. The reason for this behaviour is unclear.
For D2, conduction via the PN junctions appears to occur even down to 20 K. This is
probably due to the higher resistance encountered by the current while conducting via the
Schottky regions. There are a number of factors that could cause this, one of the most
likely factor is P+ guard rings that extends deeper into the drift region. This creates a type
of JFET eect, limiting the current ow via the Schottky junctions. In Fig. 5.29(b), the
regions where the dierent conduction mechanism operate have been indicated. The on-state
resistance due to conductivity modulation increases with decreasing temperatures due to the
carrier freeze-out eect.
For D3, conduction via the PN junctions appears to occur only in the 294 K curve. This
means that for the presented current range (IF 10 A), due to the low resistance of the
device, the voltage across the diode is not high enough to reach the turn-on voltage of the
PN junctions.
The behaviour of D4 (TMBS diode) at 294 K suggests that P+ guard rings are also
present within the structure. The low temperature behaviour is fairly similar to D3. The
Schottky barrier appears to be lowest compared to the other three diodes, hence the low
turn-on knee voltage at 20 K. For temperatures below 100 K, the shape of the knee curves of
D4 appears to be more rounded when compared to the other diodes, where the knee curves
are more abrupt. This suggests that additional conduction mechanisms may be involved.
The on-state resistance at 8 A of the four diodes are further illustrated in Fig. 5.30(a).
The non-isotropic behaviour of D1, D3 and D4 indicate a dierent conduction mechanism
dominates below 200 K. Whereas for D2, the degradation continues down to 20 K similar to
a bipolar device.
The temperature dependent breakdown voltages of the four diodes are shown in Fig.
5.30(b). At room temperature, D1, D2 and D4 have breakdown voltages above 200 V,
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Figure 5.30: (a) The extracted on-state resistance and (b) the breakdown voltages of
D1-D4.
however D3 was measured to have a breakdown voltage of 186 V. All four diodes have shown
similar temperature dependent breakdown voltage down to 20 K. These curves saturate at
temperatures below 100 K. The average breakdown voltage was 20% lower at 20 K than at
room temperature.
It is important to note that the conduction losses in all the measured diodes do not
decrease at cryogenic temperatures. This is mainly due to the domination of unipolar action
at cryogenic temperatures and the bipolar action at room temperature. If the P+ guard rings
were to be absent in the structures, conductivity modulation would not occur and therefore
the big improvement in electron mobility would be more apparent. On the other hand, the
breakdown behaviour would be soft, similar to that seen in planar Schottky diodes. In terms
of conduction losses, it is clear that the bipolar conduction at room temperature has a lower
power loss compared to unipolar conduction at cryogenic temperatures. This is due to the
increased PN junction turn-on voltage at lower temperatures.
5.3.2 GaAs Schottky Diodes
For the reasons discussed in chapter 2.3.2, there are virtually no GaAs devices aimed at high
power electronics applications. However, there are plenty of GaAs devices aimed at radio
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frequency (RF) and high speed switching applications. Some of these devices have power
ratings similar to low power devices, therefore a 250 V GaAs Schottky diode (GS150TA25104,
4 A, in surface mount package) by IXYS was selected for cryogenic characterisation. The
device has three diodes in parallel with joined connections at the anode terminals, only one
of these diodes was connected during the characterisation.
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Figure 5.31: The measured forward IV characteristics of the GaAs (GS150TA25104)
Schottky diode.
The measured forward IV characteristics of the GaAs Schottky diode is presented in Fig.
5.31 and the data at 20 K is highlighted with red to dierentiate it from higher temperature
measurements. The data shows the behaviour of the diode at more than twice its rated
current. Below the diode's rated current of 4 A, the measured behaviour exhibits increased
turn-on voltages and reduced on-state resistance as temperature decreases. This is the
expected behaviour of a Schottky diode. The turn-on voltage at 20 K is slightly lower than
the measured silicon Schottky diodes. This suggests that the Schottky barrier height is lower
than the Si Schottky diodes measured in the previous section. The on-state resistance is 6.4
times lower at 20 K compared to at room temperature. It is also important to note that
when IF is below 0.8 A, the conduction loss is lower at high temperatures than at lower
temperatures due to the increases in turn-on voltage. As this device is only rated at 4 A,
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this means that operating at current levels below 20% of the rated current would give no
conduction loss improvements at lower temperatures. The behaviour above the diode's rated
current is surprisingly dierent. At temperatures above 200 K, the resistances reduce as the
applied voltage increases. This suggests that P+ guard rings might have been used, similar
to the Si Schottky diodes in the previous section. However, it does not turn on until the
forward bias voltage reaches 2 V. At temperatures below 200 K, the opposite behaviour
occurs; the resistances increase at higher applied voltages.
The reverse breakdown IV characteristics of the GaAs Schottky at 294 K, 150 K and
20 K are presented in Fig. 5.32. At 294 K, the curve shows three dierent stages of reverse
conduction at 125 V, 225 V and 270 V. The exact breakdown voltage at the tempera-
tures of 150 K and 20 K are dicult to pinpoint due to the abnormal shape of the breakdown
curves; however, it is clear that the decrease in breakdown voltage is much higher than in
the Si Schottky diodes, around 50-60% between room temperature and 20 K.
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Figure 5.32: The reverse breakdown IV characteristics of the GaAs Schottky at 294 K,
150 K and 20 K.
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5.3.3 SiC Schottky Diodes
Unlike the SiC power MOSFET, SiC Schottky diodes are relatively easy to fabricate and
therefore have been commercially available for a number of years. SiC Schottky diodes
have the benet of fast switching speeds and lower switching losses.They can also sustain
much higher breakdown voltages than Si Schottky diodes. A 600 V 4H SiC Schottky diode
(C3D06060A, 6 A, TO-220 packaged) by CREE, was selected for cryogenic characterisation.
The measured forward IV characteristics of the SiC Schottky diode up to 10 A are pre-
sented in Fig. 5.33. At cryogenic temperatures of 50 K and 20 K, the Schottky diode appears
to conduct via the the P+ guard rings once the forward bias voltage reaches the turn-on
voltage of the PN junction (3 V for 4H SiC at room temperature) [103], this behaviour
is similar to the previously measured Si Schottky diodes. Between room temperature and
100 K, the SiC Schottky diode appears to conduct via the Schottky junction only. Interest-
ingly, the on-state resistance reduced as temperature reduced from room temperature down
to 200 K but increase drastically below 200 K.
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Figure 5.33: The measured forward IV characteristics of the SiC (C3D06060A) Schottky
diode.
The temperature dependent breakdown voltage of the SiC Schottky diode is presented
in Fig. 5.34, the breakdown voltage was taken at a reverse current of 250 A. From 294 K
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to 150 K, the breakdown voltage decreased in a linear fashion, similar to the temperature
dependence of Si diodes over the same temperature range. However, below 150 K, the
breakdown voltages exhibited non-monotonic behaviour. The breakdown voltage increased
slightly from 150 K down to 75 K and decreased at temperatures below, showing a local
maximum at around 75 K.
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Figure 5.34: The temperature dependent breakdown voltage of the SiC Schottky diode.
5.4 Device Package Observations
For each of the device characterisations, the device under test was subjected to cryogenic
conditions for between six and nine hours, with further warm up which last for at least 24
hours (to slowly bring the device from cryogenic temperatures back to room temperature).
From external observations, no device package degradation occured. Furthermore, some
measurements were repeated for the same device for a second day in order to investigate
whether the device behaviour would change after returning to room temperature. All the
second measurements matched fairly well with the rst measurements which means the device
behaviour remained the same after single large temperature swings. However, the rate of
change in temperature in these cases was very slow. Also, due to the limited size of the
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cryogenic cold-head, all the measured devices in this chapter are relatively small packaged
devices and large power module packages were not measured.
5.5 Summary and Conclusion
As stated in chapter 1, the required operating temperature of these power device is at
30 K. However, from chapter 2, we found out that most of the known behaviour of power
devices only extends down to 77 K, the temperature of liquid nitrogen. In this chapter, by
characterising power devices down to 20 K, a temperature when carrier freeze-out eects are
dominant in silicon, the forward behaviour of the power devices under carrier freeze-out can
be analysed.
For n-channel power MOSFETs, there is an optimum temperature range where the de-
vice experiences a minimum on-state resistance. This is between 60 K and 90 K, centered at
around 75 K. At this range the electron mobility is highest and the temperature is not low
enough to cause signicant carrier freeze-out eects. From room temperature to the opti-
mum temperature range, power MOSFETs with higher voltage ratings show more signicant
improvements compared to lower voltage devices. For example, the on-state resistance of
the 1500 V PowerMESH device, reduced by a factor of 14.7. Whereas the 500 V HEXFET
device reduced by a factor of 8.4 and the 200 V HEXFET device reduced by a factor of 3.6.
Below this optimum temperature range, most devices experience degradation in on-state
resistance. This could be due to a combination factors including reduced electron mobility
and carrier freeze-out eects. Some devices also exhibited additional non-ohmic behaviour
where the on-state resistance becomes dependent on the applied drain voltage and the pre-
viously Ohmic region becomes non-linear. The behaviour below the optimum temperature
range varied widely between supposedly identical devices. The only exception was the 500 V
HEXFET, however, this could be due to the low number of samples taken for measure-
ment. More importantly, some devices did not exhibit carrier freeze-out eects and their
on-state resistance remained relatively low even down to 20 K. The devices which appear to
be unaected by carrier freeze-out include both conventional and SJ devices. Devices that
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degrade below the optimum temperature range will experience negative temperature depen-
dence where increase temperature reduces the on-state resistance. The turn-on voltage of all
the measured body diodes increased with decreasing temperature and some also exhibited
carrier freeze-out eects at lower temperatures. The dierence in the switching behaviour
at cryogenic temperatures has been found to be small and can be considered negligible. The
temperature dependence of breakdown voltage below 100 K was found to be non-linear and
saturated at a higher voltages than previously expected. Overall, n-channel power MOS-
FETs can operate at cryogenic temperatures reliably down to 50 K. Below this temperature,
some devices are not aected by the carrier freeze-out eects. However, in order to iden-
tify these devices, each will have to characterised at cryogenic temperatures. For p-channel
HEXFET devices, the optimum temperature range appears to be at a higher temperature
than in n-channel devices, centered at around 100 K. Degradation eects can also be seen at
temperature as high as 75 K. Overall, the measured p-channel HEXFET devices were found
to be inferior to the n-channel HEXFET devices at temperatures below 100 K.
The measured SiC power MOSFET exhibited no improvements at 20 K compared to
room temperature. Therefore it would not be a good device for cryogenic operation. For the
measured normally-o GaN HEMT, the on-state resistance improves isotropically from room
temperature down to 20 K and exhibits no carrier freeze-out eects. The turn-on voltage
of the reverse body diode also reduced with decreasing temperatures which is the opposite
of the power MOSFET. This would reduce the voltage drop across the diode. In terms of
operating with low power losses at temperatures below 50 K, the GaN HEMT appears to be
the most optimised device for the application. However, the current commercially available
GaN HEMTs are limited in both current and voltage ratings, therefore their usage in high
power applications is restricted.
For the measured Si power Schottky diodes, it was found that they were all operating as
MPS diodes at room temperatures. At cryogenic temperatures, the turn-on voltage of the
PN junction increase towards 1 V and the Schottky barrier dominates at forward voltages
below. The MPS like Schottky diodes exhibited high conductivity at room temperature due
to the conductivity modulation of the drift region by bipolar injection from the P+ guard
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rings. Therefore, the improvements from higher electron mobility at cryogenic temperatures
were nullied when compared to their room temperature behaviour. In this sense, the power
Schottky diodes exhibited no improvements at cryogenic temperatures. GaAs Schottky
diodes exhibited some power loss improvements at higher current levels but the voltage
drop is still limited by the forward turn-on voltage. SiC Schottky diodes exhibited no
improvements at cryogenic temperatures, however they have the capability to provide the
highest breakdown voltage when compared to other commercially available Schottky diodes.
For the on-state behaviour, a summary of the main ndings is shown in Fig. 5.35.
The gure compares the observed behaviour for all the measured devices at their known
temperature range.
On-state behaviour
Temperature
range
20 K – 50 K 50 K – 100 K
Si n-channel
MOSFETs/SJ
MOSFETs
Little degradation in the on-state
Optimum rangeNon-ohmic behaviour and negative
temperature dependence
Si p-channel
MOSFETs
Negative temperature dependence Optimum
rangeNon-ohmic behaviour
SiC MOSFETs
Positive temperature dependence Negative temperature dependence
No improvements compared to higher temperatures
GaN HEMTs
Almost temperature independent
Small positive temperature
dependence
Improvements
Si/SiC Schottky
diodes
No improvements compared to higher temperatures
GaAs Schottky
diodes
Improvements at high current levels
OR
Figure 5.35: The summarised ndings of the on-state behaviour for all the measured
devices.
In conclusion, in terms of commercially available power devices, silicon n-channel power
MOSFETs are the most optimised for cryogenic applications. They can achieve extremely
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low on-state resistance and reasonable breakdown voltages. Therefore, they should be used
for the free-wheeling application. A large portion of the measured devices experienced carrier
freeze-out eects but a few devices did not. This will be analysed in the next chapter.
GaN HEMTs have very good potential in cryogenic applications but are still an immature
semiconductor material for high power devices.
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Chapter
6
Analysis of the Power MOSFET
Cryogenic Behaviour
Power MOSFETs are more optimised than other commercially available power devices to
achieve ultra-low on-state resistance at cryogenic temperatures. However, the previous chap-
ter has shown that they can also exhibit some undesirable behaviour, such as carrier freeze-
out and breakdown voltage degradation. Furthermore, all the measured reverse body diodes
show no improvements at cryogenic temperatures. However, this can be overcome by syn-
chronous rectication and therefore can be overlooked [104]. In this chapter, characteristics
such as on-state behaviour and breakdown voltage degradation will be analysed and inter-
preted through known theory.
The author would like to note that although several attempts have been made to sim-
ulate the cryogenic behaviour of power devices with simulators such as Synopsys's Taurus
Medici and Silvaco's ATLAS, it is known that they have a quadratic convergence problem
when simulating device behaviour at temperatures below 50 K [105]. This is mainly due
to parameters such as intrinsic carrier concentration reaching innitesimal values at cryo-
genic temperatures, which goes beyond the calculating range of the computation available.
Therefore, their function in the analysis of cryogenic behaviour of power devices are limited
without a thorough alteration in the physical models used in those simulators.
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6.1 On-state Resistance Contribution
The total on-state resistance (RON) of a power MOSFET is the sum of several dierent
resistances:
RON = Rchan +Raccu +RJFET +Rdrift +Rs: (6.1)
All variables have previously been stated in Chapter 2. The percentage contribution of each
parameter depends on the voltage rating of the power MOSFET. From Baliga's analysis of
a 50 V n-channel VDMOS device, RJFET +Rdrift contribute towards 24% of RON , Rchan+
Raccum is 71% of RON and Rs is 5% [23]. However, these relative proportions change with
temperature and, above 50 K, the changes are mainly due to the temperature dependence of
electron mobility. In order to understand the temperature dependent contribution of each
resistance parameter, each will be calculated for a 500 V and a 100 V VDMOS. Rs will be
ignored in this analysis since it becomes negligible for higher rated voltage devices and it also
depends on the individual type of device packaging. The electron mobility for the drift region
and the JFET region can be approximated by the Klasseen equations presented in Chapter
3.2 and the inversion layer and accumulation layer electron mobility can be approximated
by equations discussed in Chapter 3.2.
Assuming the gate structure of a 500 V and a 100 V VDMOS device are identical, the
main dierences between the two will be the dopant concentration of the drift region (Ndrift)
and the drift region thickness (Wt). Both values can be approximated by the following
equations [23]:
Ndrift =
 3=4
r
VBD
5:34 1013 ; (6.2)
Wt = 2:67 1010N 7=8drift : (6.3)
For a 500 V device, Ndrift would be 5 1014 cm 3 and Wt would be 3:67 10 3 cm. For a
100 V device, Ndrift would be 4:3 1015 cm 3 and Wt would be 5:58 10 4 cm. Equations
for each of the specic on-state resistance contributors are presented below from Eqn. 6.4
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to 6.10 [23]. All the geometric parameters are illustrated in Fig. 6.1. The oxide thickness
is approximated to be 5  10 6 cm and VGS   VGth 10 V to ensure the device is fully on.
It is also common practice to increase the dopant concentration at the JFET region of the
MOSFET in order to improve conductivity and reduce the depletion width in the JFET
region itself [104]. Therefore NJFET is approximated as 2  1016 cm 3. Other values used
in the calculation for Eqn. 6.4 to 6.10 are presented in Table. 6.1.
P well
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Figure 6.1: Illustration of the geometric parameters used in Eqn. 6.4 to 6.10.
Rdrift =
WcellWt
qn(T;Ndrift)Ndrift(Wcell   a) ln

Wcell
a

; (6.4)
where a is the approximation of the dynamic width of the JFET region conduction path,
a =WG   2xjp   2W0; (6.5)
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where W0 is the depletion width at the JFET region,
W0 =
s
2"sNAVbi
qNJFET (NA +NJFET )
: (6.6)
and Vbi is the built in voltage of the PN junction,
Vbi =

kT
q

ln

NANJFET
ni

; (6.7)
RJFET =
xjpWcell
qn(T;NJFET )NJFET (WG   2xjp   2W0) ; (6.8)
Rchan =
LchWcell
2inv(T; VGS; Nchan)COX(VGS   VGth) ; (6.9)
Raccu = 0:6
(WG   2xjp)Wcell
4accu(T; VGS   VGth; NJFET )COX(VGS   VGth) : (6.10)
Table 6.1: Values used in Eqn. 6.4 to 6.10.
Parameter Value
Wcell 20 m
WG 10 m
xjp 2 m
NA 1 1017 cm 3
Lch 1 m
The calculated temperature dependence of each of the specic on-state resistance contri-
butions are presented in Fig. 6.2 for the 500 V and 100 V devices, including the total specic
on-state resistance (RON). For both devices, the drift region on-state resistance dominates
at all temperatures, which shows the signicance of Rdrift contribution. For the 500 V de-
vice, RON  Rdrift. However, for the three remaining contributions, RJFET appears to be
dominant at temperatures below 70 K. For the 100 V device, because of the lower overall
on-state resistance, RJFET contributes much more towards RON even though the dominant
contribution is still Rdrift.
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(a) 500 V device
(b) 100 V device
Figure 6.2: The calculated temperature dependence of the specic on-state resistance due
to change in electron mobility of (a) 500 V and (b) 100 V VDMOS devices and the four
main contributions.
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6.2 Modelling the Free Carrier Concentration
In the previous analysis of 6.1, the calculations only took into account the temperature
dependence of the electron mobility in the various regions. This analysis can only explain
some of the behaviour of the measured MOSFETs. Mainly, the decrease in the on-state
resistance above 50 K. At temperatures below 50 K, some devices exhibited a large increase
in on-state resistance. This means other factors must contribute towards RON . The most
well known factor is the carrier freeze-out eect which has previously been discussed in
Chapter 3.2.
The carrier freeze-out eect is dependent on temperature but as presented in Chapter
3.2, it is also dependent on the dopant concentration of the silicon. Using the empirical
model by Schenk et al. [73], the temperature and dopant concentration dependence of the
incomplete ionisation of phosphorus in silicon is presented in Fig. 6.3. It shows that al-
though incomplete ionisation occurs at room temperature it only has a serious impact at
high dopant concentrations, (above 1  1016 cm 3) and is worst at dopant concentrations
around 1  1018 cm 3. The ionisation proportion increases at higher dopant concentrations
due to the merging of the donor energy band and the conduction band. This is when silicon
becomes degenerate and ionisation of dopants are no longer required.
Fig. 6.3 shows that at lower temperatures the proportion of ionised dopants reduces.
Below 100 K even lower doped silicon is aected and at 20 K the model predicts that virtually
no dopants will be ionised for conduction, even with ND as low as 1  1013 cm 3. This is
because the thermal energy, kT from Eqn. 3.10, becomes smaller than the energy required
to thermally excite the electrons from the dopant sites to the conduction band. Therefore,
if thermal excitation is the only ionisation process then electrical conduction would simply
not be possible at 20 K. However, from the measured data in Chapter 5, we know that this
is not the case, as at 20 K all power MOSFETs were still able to conduct. This means that
there must be one or more additional eects that contribute towards dopant ionisation.
One of the most likely ionisation eects is the Poole-Frenkel ionisation, previously dis-
cussed in Chapter 3.2. By combining the Poole-Frenkel ionisation and the incomplete ion-
isation model by Schenk et al. where the ionisation energy Ei becomes dependent on the
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Figure 6.3: The calculated charge ionisation fraction of phosphorus in silicon at dierent
dopant concentration and temperatures.
electric eld and Eqn. 3.11 becomes Eqn. 6.11, it is possible to predict the ionised dopant
concentration in terms of both electric eld and temperature.
Edop =
E
0
i(E)
1 + (ND=Nref )C
; (6.11)
Fig. 6.4 presents the calculated charge ionisation fraction for ND = 5  1014 cm 3 and
1 1016 cm 3 at dierent temperatures and electric eld conditions during on-state.
In Fig. 6.4(a), the model predicts that at sucient electric eld conditions a relatively
high proportion of the dopant concentration can be ionised for conduction. However, with
higher dopant concentration in Fig. 6.4(b), a higher electric eld would be required to
ionise the same proportion of dopants. However, it is important to bear in mind at E =
12000 V=cm, 60% of 1 1016 cm 3 is still higher than 85% of 5 1014 cm 3.
Fig. 6.5 compares the calculated charge ionisation fraction with dierent dopant con-
centrations and electric elds at 20 K and 100 K. It is clear that at 100 K, only the narrow
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(a) ND = 5 1014 cm 3
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(b) ND = 1 1016 cm 3
Figure 6.4: The charge ionisation fraction at dierent temperatures and electric eld
conditions for silicon with ND = (a) 5 1014 cm 3 and (b) 1 1016 cm 3 during on-state.
band of ND around 1  1018 cm 3 is aected by incomplete ionisation. At 20 K, complete
ionisation is only possible at very high dopant concentrations and suciently high electric
eld strengths. This means that for power MOSFETs with high voltage ratings (which
commonly have lower dopant concentration in the drift region), a relatively large proportion
of the dopant concentration is ionised. However, for lower voltage rated power MOSFETs
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(which commonly have higher dopant concentration in the drift region), a lower proportion
of the dopant concentration is ionised and incomplete ionisation is more severe for the same
electric eld strength.
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(a) T = 20 K
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(b) T = 100 K
Figure 6.5: The charge ionisation fraction at dierent dopant concentration and electric
eld conditions for T = (a) 20 K and (a) 100 K.
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6.3 Electric Field and Temperature Dependence of Rdrift
and RJFET
At carrier freeze-out temperatures (<50 K), when VGS > VGth, carrier freeze-out eects
can be considered negligible for the channel and accumulation layers since they experience
sucient electric eld at the oxide interface. Therefore in this section, we can consider the
free carrier concentration in those layers is predominately driven by the gate voltage and
not by temperature. Therefore only the temperature and electric eld eects on Rdrift and
RJFET will be analysed in this section at carrier freeze-out temperatures.
To understand the signicance of the electric eld dependent carrier freeze-out eects,
the temperature, dopant concentration and electric eld dependent free carrier concentration
(n) can be combined with the equations in Chapter 6.1. Hence equations 6.4 and 6.8 become:
Rdrift =
WcellWt
qn(T;Ndrift)n(T;Ndrift;E)(Wcell   a) ln

Wcell
a

: (6.12)
RJFET =
xjpWcell
qn(T;NJFET )n(T;NJFET ;E)(WG   2xjp   2W0) ; (6.13)
The electric eld dependence of the specic resistance of Rdrift and RJFET at carrier freeze-
out temperatures can now be calculated. Fig. 6.6 presents Rdrift and RJFET at dierent
electric eld and temperature conditions for 500 V and 100 V VDMOS structures. Fig. 6.6(a)
shows that at 100 K Rdrift is generally independent of the electric eld strength. However,
as temperature decreases Rdrift becomes increasingly dependent on the electric eld. At
E  1 103 V=cm the specic resistance increases quite dramatically. At E  1 104 V=cm
Rdrift remains relatively low even temperatures below 50 K. The data shows that RJFET
is electric eld dependent at 100 K. Furthermore, at E  1  103 V=cm RJFET becomes
comparable to Rdrift at temperatures below 50 K. Fig. 6.6(b) shows that both Rdrift and
RJFET are electric eld dependent at 100 K. Interestingly, at E  1103 V=cm and assuming
both the drift and JFET region experience the same electric eld, their specic resistance
becomes almost identical at temperatures below 50 K.
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Figure 6.6: The calculated temperature dependent specic on-state resistance of the drift
region (Rdrift) and JFET region (RJFET ) for a (a) 500 V and a (b) 100 V VDMOS at
dierent electric eld conditions.
In normal operating conditions, if the dopant concentration at the JFET region is the
same as the drift region the electric eld across the two can be assumed to be the same.
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However, since most VDMOS devices have a higher doped JFET region, and therefore lower
resistance and reduced voltage drop, the electric eld within the JFET region would be
lower than the drift region. Fig. 6.7 shows the two dimensional electric eld prole of a
200 V VDMOS at room temperature during conduction simulated using MEDICI. When
the dopant concentration prole of the JFET region is not accurately controlled, RJFET can
contribute in various degrees towards RON . This shows that although RJFET is a relatively
minor contributor towards RON at normal operating temperatures, at carrier freeze-out
temperatures and low electric eld conditions, it could become a major contributor.
JFET region Drift region
Figure 6.7: Electric eld prole of a 200 V VDMOS at room temperature indicating the
lower electric eld experienced in the JFET region due to higher dopant concentration
simulated using MEDICI.
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6.4 Comparison of Calculated and Measured Data
Assuming drift and JFET region are the only contributors toward RON , and accounting
for the temperature dependent electron mobility, carrier freeze-out and the electric eld
dependent ionisation, the IV characteristics of a 200 V and a 500 V were modelled using
previously introduced equations and compared with the data presented in Fig. 6.8 at the
temperature of 100 K, 50 K and 20 K.
Although an exact match was not expected, the correlation between the measured and
calculated behaviour was found to be poor at 50 K and 20 K. The calculation predicted that
at 20 K, the device would not be operational at the calculated voltage range. At 50 K, the
calculation predicted the device would have a much higher on-state resistance than suggested
by the measured data. This is mainly due to the modelling of the low electric eld across
the drift and JFET region, which is not high enough to ionise sucient charge carriers for a
good conduction. However, the measured data suggested that even at virtually zero applied
voltage (no electric eld across the drift region) there is an adequate amount of free charge
carriers in the drift and JFET regions for good conduction. This was not predicted from the
previously discussed model.
In order to assess the free carrier concentration of the two measured devices, the initial
(zero volts) n of the drift and JFET regions were modied to match the measured data
(see Eqn. 3.8 to 3.11 and Eqn. 6.11). The results are shown in Fig. 6.9(a) and 6.9(c). In
addition, Fig. 6.9(b) and 6.9(d) presents the modied carrier concentration which changes
with voltage across the drift region. In Fig. 6.9(a), with the increased initial free carrier
concentration, the calculated data matches reasonably well with measured data. The non-
ohmic behaviour due to the Poole-Frenkel ionisation in the drift and JFET region can also
be seen in the calculation where dopant ionisation increases with higher voltages. Fig. 6.9(c)
did not show any non-ohmic behaviour since the initial free carrier concentration was fairly
close to the dopant concentration of the drift region. The changes with voltage due to the
Poole-Frenkel ionisation were too low to be noticeable in the IV characteristics.
With the aim of achieving ultra-low power loss with power MOSFETs, the low voltage
on-state resistance is crucial. The above analysis shows the importance of the initial free
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Figure 6.8: Comparison between the calculated IV characteristics of the sum of the drift
and JFET region of a 200 V and a 500 V device and measured data of the 200 V and
500 V HEXFET presented in Fig. 5.2(c) and 5.18(a).
carrier concentration parameter, since this dictates the low voltage on-state resistance of the
power MOSFET in the carrier freeze-out temperature range. By using the adjusted initial
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free carrier concentration, the calculation produced similar behaviour when compared to the
measured data. However, this raises another question: Where did the initial free carrier
concentration come from? At 20 K, the model suggested that the drift and JFET region at
any dopant concentration would be completely frozen-out; yet the measured data suggested
otherwise. Furthermore, the initial free carrier concentration can be dierent even between
supposedly identical devices, as shown in the previous chapter.
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Figure 6.9: Matching the calculated data with the measured data of the 200 V and 500 V
device with increased initial free carrier concentration, (a) the matched IV characteristics
for the 200 V device, (b) the calculated free carrier concentration at the drift region for the
200 V device, (c) the matched IV characteristics for the 500 V device and (d) the
calculated free carrier concentration at the drift region for the 200 V device.
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An interpretation of this behaviour is that when VGS >> VGth, accumulation layers are
formed due to the eld eect under the gate oxide at the throat of the JFET region. When
a voltage is then applied across drain and source, electrons can be injected from the accu-
mulation layer into the frozen charge carrier regions via a process similar to space charge
limited conduction (see Fig. 6.10). Ignoring any trapping eects, the initial current through
the two regions would follow the Mott-Gurney Law [61]:
I =
9a"si"0n(T;ND)(Vdrift + VJFET )
2
8(W + (xjp   xaccu))3 ; (6.14)
where Vdrift and VJFET are the voltages across the drift and JFET regions respectively and
xaccu is the thickness of the accumulation layer. Following the derivation in [106], xaccu can
be approximated as:
xaccu =
p
2LD cos
 1

exp

qS
2kT

; (6.15)
where LD is the Debye length, given as:
LD =
s
"si"0kT
q2ND
; (6.16)
and S is the surface potential at the oxide and silicon interface. Unlike at room tempera-
tures, where conduction would be instant, at 20 K the electrons injected into the JFET and
drift regions would require a certain amount of time to travel across the frozen-out region
before reaching the fully ionised highly doped substrate. Injecting electrons into the drift
region dramatically improves its conductivity. As seen from the measurements and calcula-
tion, with increasing electric eld in the drift region, frozen electrons can be ionised via the
Poole-Frenkel ionisation process and further increase the free carrier concentration in the
drift region.
The space charge limited current through the frozen JFET and drift regions would depend
on the source of the current and in this case, the electron concentration of the accumulation
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Figure 6.10: A magnied view of the JFET throat region showing the injection of the
space charge limited current into the frozen JFET and drift region at carrier freeze-out
temperatures.
layers formed from the applied gate voltage. This can be calculated by the following equation
[61]:
n(y) = ND exp

 q(y)
kT

; (6.17)
where the free electron concentration (n) varies with distance y from the oxide interface is
dependent on the dopant concentration (ND), the potential () with distance y from the
oxide interface and temperature. (y) can be modelled as:
(y) =  kT
q
ln

sec2

cos 1

exp
qS
2kT

  yp
2LD

; (6.18)
The derivation can be found in [106]. The potential along the direction of y is also dependent
on the dopant concentration through LD, temperature and the surface potential (S). S
has the following relationship with the gate voltage (VGS):
VGS = S   "si"0
p
2kT
COXLDq
s
exp

 qS
kT

  1: (6.19)
The calculated (y) and n(y) for two dierent dopant concentrations (for a 200 V and
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a 500 V rated drift region) at three dierent cryogenic temperatures are presented in Fig.
6.11. The calculation assumes VGS = 15 V. Fig. 6.11(a) shows the potential from y = 0 to
0.1 m and Fig. 6.11(b) shows the free carrier concentration (n) over the same distance.
The gure shows that the electron concentration in the accumulation layer is much higher
than the background dopant concentration and reduces with y until it drops to the same
level. The distance between y = 0 and the point in which n = ND is xaccu, which can be
calculated from Eqn. 6.15. Both (y) and n(y) reduce with decreasing temperatures, however
the above equations are only valid above carrier freeze-out temperatures, since they do not
take into account any incomplete ionisation eects. Therefore, the calculated 20 K data does
not represent the actual behaviour.
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Figure 6.11: The calculated (a) potential, (y) and (b) free electron concentration, n(y)
against distance from the oxide interface, y at dierent dopant concentration and
temperatures.
In order to calculate the actual behaviour at carrier freeze-out temperatures, the incom-
plete ionisation eects and electric eld dependence must be integrated into Eqn. 6.17 to
become:
n(y) = n
0
(y)(E(y); ND; T ) exp 
q(y)
kT
; (6.20)
where the ND becomes the new free carrier concentration (n
0
(y)) which is dependent on the
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electric eld with y, the background dopant concentration and temperature. This can be
calculated using the Poole-Frenkel ionisation eect with the incomplete ionisation models by
Schenk et al. in Chapter 3.2. The electric eld with y, E(y), can be approximated using [106]:
E(y) =
p
2KT
qLD
s
exp

 q(y)
kT

  1: (6.21)
Assuming VGS = 15 V and VDS = 0 V, the calculated changes in electric eld with y
are presented in Fig. 6.12(a) at dierent dopant concentrations and temperatures. A higher
dopant concentration would lead to a higher electric eld at the silicon-oxide interface but
also results in a thinner accumulation layer. The electric eld and temperature dependent
free electron concentration with y are presented in Fig. 6.12(b). Unlike the calculation
shown in Fig. 6.11(b), the free carrier concentration beyond the accumulation layer does not
reduce to ND, but reduces to the much lower free carrier concentration as presented. This is
due to the carrier freeze-out eects at 20 K and 50 K. However, at 20 K, the calculated data
shows that if we assume the accumulation layer would inject electrons into the JFET and
drift regions when VDS > 0, then the free carrier concentration in the accumulation layer is
even lower than expected when compared to Fig. 6.9(b) and 6.9(d). This would suggest that
this interpretation of electron injection would be incorrect. However, considering that the
JFET region is generally doped at a much higher dopant concentration in order to reduce
the depletion layer thickness of the JFET eect [104], the dopant concentration near the
surface of the oxide would be higher. This would result in higher free carrier concentration
in the accumulation layer. Assuming the background doping near the surface of the oxide
is at 2  1016 cm 3, the calculated electric eld and free carrier concentration against y is
shown in Fig. 6.12(c) and 6.12(d). Notice the accumulation layer thickness is much lower
than seen in Fig. 6.12(a). At 20 K, the accumulation layer is approximately 1  10 6 cm
in thickness and the electric eld is also much higher in comparison to Fig. 6.12(a). The
free carrier concentration level near the oxide interface is high enough to inject the required
initial free carrier concentration estimated in Fig. 6.9(b) and 6.9(d).
According to the above analysis, the background doping concentration of the JFET
region near the surface of the oxide interface would be critical in controlling the initial
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Figure 6.12: (a), (c) are the calculated electric eld prole at the accumulation layer for
dierent dopant concentrations and (b), (d) are the electric eld and temperature
dependent free carrier concentration at the accumulation layer for dierent dopant
concentration.
free carrier concentration at carrier freeze-out temperatures. Any dierences in the dopant
concentration in the JFET region between otherwise identical devices could result in large
dierences between their initial free carrier concentrations at freeze-out temperatures, as
seen in some of the power MOSFETs presented in the previous chapter. For example, the
drift and JFET regions for the 1500 V PowerMESH device in Fig. 5.12 would have a much
lower dopant concentration in order to sustain the high breakdown voltage. Therefore, the
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background doping concentration near the oxide interface would be much lower. This would
result in lower initial free carrier concentration at freeze-out temperatures. The gure shows
that at 20 K, the device only begins to signicantly conduct at VDS > 1 V. This would
suggest a very low initial free carrier concentration and a high electric eld requirement to
ionise sucient free carriers via Poole-Frenkel ionisation. This highlights the importance of
increased dopant concentration in the region immediately under the gate oxide in order to
achieve extremely low on-state resistance at carrier freeze-out temperatures. However, there
is a limit to the dopant concentration in this region. If the region is too highly doped, it
would lead to lower device breakdown voltages.
As shown in Chapter 5.1.4, the 500 V HEXFET has a lower on-state resistance compared
to the average CoolMOS. However, CoolMOS 1 did have the lowest on-state resistance out
of all the measured devices in the comparative analysis. Therefore, in terms of on-state
behaviour, it may be possible to optimise CoolMOS to achieve the lowest on-state resistance
even at freeze-out temperatures.
6.6 Thermal behaviour
Since commercially available power MOSFETs are not designed for cryogenic operation, some
of their measured on-state behaviour (Chapter 5.1) has been shown to dier considerably in
the carrier freeze-out temperature range (<50 K). Even between supposedly identical devices,
the variance is large. Furthermore, the on-state resistance can change substantially within
a relatively small temperature range. In order to utilise power MOSFETs at temperatures
below 50 K, individual device characterisation would be required to lter out the devices that
do not exhibit freeze-out behaviour. This would consume signicant time and resources. In
the absence of a ltering process, dierences between devices could have unexpected eects
on their thermal behaviour. If a power MOSFET with strong carrier freeze-out behaviour was
employed at 20 K, it would generate high power losses which would increase the junction
temperature. However, at this temperature range, the on-state resistance has a negative
temperature coecient so the on-state resistance would actually decrease with increasing
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temperature. This would create a self-stabilising mechanism, which means that as long as
the power loss is not high enough to elevate the device junction temperatures to a region
of positive temperature coecient, the power loss will automatically stablise. In addition,
when compared with room temperatures, the thermal conductivity of silicon (see Chapter
3.4) is at least an order of magnitude higher at cryogenic temperatures. This means the
device retains less heat and the changes in device temperature will be lower by comparison.
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Figure 6.13: Comparison between the calculated temperature dependent steady state
power losses for a single 200 V HEXFET, two paralleled 200 V HEXFET with identical
temperature dependent on-state resistance and two paralleled 200 V HEXFET with
dierent temperature dependent on-state resistance.
By parallelling power MOSFETs, the temperature dependent steady state power loss
can be reduced. If two MOSFETs are paralleled and one of them has a lower on-state
resistance, a large proportion of the current will ow through it and in turn elevate the
device temperature. This will increase its on-state resistance and reduce its share of the
overall current. As the second MOSFET conducts more of the current the temperatures of
the two power MOSFETs will eventually stabilise at a similar level. An example of this is
shown in Fig. 6.13, where by using the measured temperature dependent on-state resistance,
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the steady state power losses were calculated at 100 A for a single 200 V HEXFET (A1)
from Chapter 5.1.1.1, two parallelled A1 and parallelled A1 and A4.
6.7 Temperature Dependent Breakdown Voltages and
Eective Ionisation Rates
The temperature dependence of the breakdown voltage of power MOSFETs at cryogenic
temperatures is an important issue. This is because as temperature decreases the breakdown
voltage also decreases from the specied breakdown voltage at room temperature, and this
must be taken into account when operating power MOSFETs at cryogenic temperatures.
Fig. 6.14 presents the normalised breakdown voltages of various measured power MOSFETs
against temperature. The rate of decrease is dierent for dierent types of device structure:
CoolMOS exhibited the sharpest rate of decrease among the measured devices and MDMesh
exhibited the lowest degradation rate. For the two HEXFETs, the dierence is relatively
small and they follow the dopant concentration dependence trend presented in Fig. 3.18;
where a higher dopant concentration should lead to a smaller decrease. However, for the
higher doped super-junction (SJ) devices like CoolMOS, this was not the case. This suggests
that the structure of the device also plays a role in the temperature dependence of the
breakdown voltage. For conventional power MOSFETs such as the HEXFET, although
the rate of reduction in breakdown voltage is similar among devices with dierent blocking
voltages, the actual change in breakdown voltage is more signicant in higher rated devices.
Assuming a 25% drop from room temperature to 20 K, a 500 V device would drop to 375 V
whereas a 200 V device would only drop to 150 V.
In order to operate commercially available devices at cryogenic temperatures, the required
rated voltage will have to be adjusted for the lowest expected operating temperature of the
application. If the lowest expected operating temperature is 20 K and the expected drop is
25%, then in order to get 200 V breakdown, a 270 V device would be required. For 500 V
breakdown, a 670 V device would be required. The resulting on-state resistance would also
increase accordingly.
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Figure 6.14: Comparison of the normalised temperature dependent breakdown voltages of
various power MOSFETs.
From the measured breakdown voltage data, it is clear that the previously assumed
linear temperature dependence model proposed by Singh and Baliga from Fig. 3.20(b) is
inaccurate. All of the measured data indicates that as T tends to zero, the ionisation rate
saturates towards a lower value than predicted by the linear model. A dierent model
proposed by Okuto and Crowell accounts for saturation of the eective ionisation rate at
cryogenic temperatures [107], and it has the following expression:
eff =

qE
i

exp
2640:217Ei
Er
1:14
 
vuut 0:217Ei
Er
1:14!2
+

Ei
E
2375 ; (6.22)
where i is the threshold ionisation energy, Ei is equal to i=(q) and Er is equal to r=(q),
r is the optical-photon energy.  is the mean free path for optical-phonon scattering of
energetic carriers. Assuming i = 1.5Eg(T ), r = 0:063 eV and  = 7:6  10 7 cm, and
following the above equation, the calculated eff against temperature at dierent electric
eld strength is presented in Fig. 6.15. The predicted eff appears to begin to saturate just
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below 150 K and reaches a plateau below 100 K.
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Figure 6.15: The calculated eff against temperature at dierent electric eld strength
with Eqn. 6.22.
Under the condition of Eqn. 3.28, the calculated breakdown voltages of the dierent
models are compared with measured data for the 500 V HEXFET in Fig. 6.16(a) and
for the 200 V HEXFET in 6.16(b). The data shows that the linear model by Singh and
Baliga over-estimates the breakdown voltages over a large portion of the temperature range
and under-estimates below 50 K. For the Okuto and Crowell model, it over estimates the
breakdown voltages below 150 K due to the predicted saturation of eff . For conventional
power MOSFETs, an empirical equation extracted from the HEXFET measurements has
also been added in both gures. This equation can be used to estimate the approximate
reduction in breakdown voltage at temperatures below 300 K and is expressed as:
VBD(T ) = VBD(300)(2:45 10 6T 2 + 2:2 10 4T + 0:729); (6.23)
where VBD(T ) is the temperature dependent breakdown voltage and VBD(300) is the break-
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down voltage at 300 K. It should be noted that the actual breakdown voltage of the device
at 300 K is generally slightly higher than the specied breakdown voltage and an actual
measured VBD(300) would be more accurate. This approximation does not account for the
small temperature dependent dierences with dierent dopant concentrations.
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Figure 6.16: Comparison between predicted breakdown voltage with measured data for (a)
500 V HEXFET and (b) 200 V HEXFET.
As seen from Fig. 6.16, all the previous eective ionisation rate models are shown to be
inadequate in predicting the actual breakdown voltage. This could be due to a number of
reasons. For example, the simplied one dimensional electric eld model compared to the
actual three dimensional electric eld prole of an MOSFET or the unexplored ionisation
behaviour at cryogenic temperatures. In order to produce a more accurate model, the
eective ionisation rate of the HEXFET can be extracted from the measured breakdown
voltage using the assumptions of the dopant concentration and thickness of the drift region.
To simplify the analysis, the dopant concentration is assumed to be uniform with abrupt
junctions, NA >> ND and dE=dx is dependent only on dopant concentration and remains
constant at all temperatures. For the 500 V HEXFET, the extracted breakdown electric
eld proles at dierent temperatures are shown in Fig. 6.17(a) following Eqn. 3.24. As
temperature decreases, both Ec andWDm decrease proportionally with constant dE=dx. The
estimated eff is extracted from a modication of Eqn. 3.30, where g remains constant at
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7. The results are presented in Fig. 6.17(b). Compared with the calculated eff from Fig.
3.20(a), where the change with temperature is expected to increase linearly down to zero
kelvin, the extracted eff from the measured breakdown voltage of the the 500 V HEXFET
is shown to saturate slightly below 100 K where eff (T;E) becomes:
eff (T;E) = (2 10 42T 3   1 10 39T 2 + 2:9 10 38T + 3:9 10 35)E7: (6.24)
Eqn. 6.24 is calculated and compared with both the 500 V and 200 V HEXFET measured
data. The result are presented in Fig. 6.18(a). The temperature dependent breakdown
voltages for higher rated devices were also calculated and the results are presented in Fig.
6.18(b).
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6.8 Breakdown Behaviour Analysis of Super-junction
Devices
Despite having a higher drift region dopant concentration, the measured breakdown voltage
degradation of the CoolMOS device in Fig. 6.14 was shown to be greater than conventional
power MOSFETs. It is likely that the SJ structure is causing this higher degradation rate.
Due to many unknown device parameters, such as dopant concentration, pillar width and
drift layer thickness, a thorough analysis of the CoolMOS breakdown behaviour would be
dicult. Dierent combinations of these three parameters can achieve the same breakdown
voltage, which makes it dicult to accurately extract these parameters. However, by using
the extracted temperature dependent eective ionisation rate from Eqn. 6.24, the tempera-
ture dependent behaviour of the CoolMOS can be modelled to match the measured behaviour
based on trial and error.
Following Strollo and Napoli's analytical model [34], the electric eld prole of a SJ
device is shown in Fig. 3.19. The prole has two maximum electric eld points at diagonal
ends of the structure. To simplify the breakdown analysis, the two-dimensional structure can
be reduced to a one-dimensional approximation that shows the highest electric eld along
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the Y direction, this is illustrated in Fig. 6.19. The arrows indicate the decrease in electric
eld from increasing ionisation rate at lower temperatures. For the purpose of estimating
the temperature dependence of the breakdown voltage, the electric eld prole can be split
into two distinct regions. The rst region is the steep electric eld on either side of the drift
region, similar to the normal electric eld prole for a PN junction. The second region is the
at electric eld across the middle of the drift region, formed due to the SJ eect. Assuming
Emax;0 = Emax;WDm , the maximum electric eld at 300 K, Emax(300) can be expressed as [34]:
Emax(300) =
VBD
WDm
+
VN
WDm
L

Y
WDm

; (6.25)
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Figure 6.19: An illustration of the one-dimensional breakdown electric eld prole of a SJ
device.
where VN can be approximated as (qND=0s)WDm
2 and Y is the pillar width. L is given by
the following function:
L(t) ' 1:697t  0:7524t2   1:9e  4t3; (6.26)
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where t is in the range 0  t  1. The electric eld in the rst region, E(y) can be expressed
as:
E(y) = Emax exp

  2y
L(Y=WDm)WDm

: (6.27)
The electric eld in the second region at 300 K, Emid(300) can be expressed as VBD=WDm.
The exact temperature dependence of Emax and Emid are unknown but using the extracted
eective ionisation rate in Eqn. 6.24, the relationship can be approximated.
The closest match to the measured CoolMOS data is shown in Fig. 6.20, where
ND = NA = 1:51015 cm 3, Y = 5:5 m and WDm = 25 m. The temperature dependence
of Emax(T ) and Emid(T ) were found to be:
Emax(T ) = (1:57425 10 7T 2 + 0:00038271 10 5T + 0:885212)Emax(300); (6.28)
Emid(T ) = ( 1:9435 10 6T 2 + 0:00224775 10 5T + 0:511104)Emid(300): (6.29)
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Figure 6.20: (a) The assumed temperature dependent electric eld prole and (b) the
comparison between the predicted and measured breakdown voltage of the 560 V
CoolMOS after tting of Emid(T ) and Emax(T ).
The model results show that despite the higher dopant concentration of the drift region,
the SJ device can have a higher rate of decrease with lower temperature compared to the
conventional drift region. This is due to the two dimensional nature of the electric eld
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prole of the drift region. However, although the model can predict the general trend of the
device, an exact match could not be found. This could be due to a number of reasons. First,
the simplied initial assumption of Emax;0 = Emax;WDm could be inaccurate. In this case, the
electric eld prole would be altered. Second, the extracted ionisation rate from Eqn. 6.24
may not represent the actual breakdown behaviour of the SJ device since it has a much higher
dopant concentration. However, the dopant concentration dependence of eective ionisation
rates is relatively unexplored and therefore would require further investigation. Finally, the
temperature dependence of Emax and Emid are only an estimation that best matched the
analytical model and measured device behaviour. The exact dependence of Emax with Emid
and temperature would require the device parameters to be fully known in order to extract
their actual dependence.
From Fig. 6.14, the breakdown voltage degradation with lower temperatures was found
to be the lowest amongst the MDMesh devices and highest in CoolMOS devices. Even
though both devices are SJ based structures, the two temperature dependencies are quite
dierent. The most likely reason for this dierence is the semi-SJ structure of the MDMesh
device. As stated in Chapter 5.1.3, the P-type pillars in MDMesh do not reach all the
way down to the substrate and there is a one dimensional drift region underneath the SJ
structure. Depending on the dopant concentration of this layer, the depletion layer may
reach the substrate, making it a punch-through or non-punch-through structure. This is
shown in Fig. 6.21 as an exaggerated illustration of the electric eld prole of the MDMesh
device. If the dopant concentration of the one dimensional drift layer, ND 1D is much lower
than the dopant concentration of the SJ structure, ND SJ . In this case, Emax;0 6= Emax;WSJ ,
this will likely lead to a lower Emid. However, due to the punch through eect of the one
dimensional drift layer, the breakdown voltage degradation could be spread across both Emid
and the electric eld across the drift region. This will result in a lower degradation at lower
temperatures in comparison to a conventional SJ device. A disadvantage of this structure is
that by having the extra lower doped drift layer, this results in a higher on-state resistance.
This could explain why MDMesh has the highest on-state resistance in the comparative
analysis in Chapter 5.1.4. However, as discussed in the previous section, operating power
167
6.9 Super-junction Device Optimisation for T < 50 K Operation
0
0
E
le
c
tr
ic
fi
e
ld
Distance along Y direction WDm
    max,0
max,WSJ
mid
Super-junction region
ND-SJ = NA-SJ
ND-1D = ND-SJ
ND-1D « ND-SJ
1D region
Figure 6.21: An exaggerate illustration of the electric eld prole of a semi-SJ device.
MOSFETs at cryogenic temperatures would require a higher room temperature breakdown
voltage, which would result in an increase in the on-state resistance. Therefore, there could be
a trade-o between using semi-SJ devices to obtain a higher breakdown voltage at cryogenic
temperatures and simply using a higher rated breakdown voltage device.
6.9 Super-junction Device Optimisation for T < 50 K
Operation
As shown in chapter 5.1, one of the main problems with power MOSFETs operating at
temperatures below 50 K is the large variation of the on-state resistance between identical
devices. In section 6.5, it was proposed that the reason behind this behaviour is due to the
free carrier concentration sensitivity to the background doping concentration of the JFET
region near the surface of the oxide interface. In order to validate this theory, further
experiments must be performed to measure the devices with dierent known background
doping concentration of the JFET region. If this theory is validated, the on-state resistance
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variation problem can be mitigated by careful control of the doping concentration of the
JFET region.
As discussed at the end of section 6.5, although the average CoolMOS on-state resistance
was higher than the HEXFET devices, CoolMOS 1 did exhibited the lowest on-state resis-
tance out of all the measured devices. If the on-state resistance variation problem can be
mitigated by careful control of the doping concentration of the JFET region, then it may
be possible to further optimise SJ devices to operate at temperatures below 50 K. However,
as discussed in section 6.8, the measured breakdown voltage degradation of the CoolMOS
devices were shown be greater than conventional power MOSFETs. Therefore, in order to
increase the breakdown voltage capability of the SJ device, it maybe advantageous to re-
duce the dopant concentration of the drift region. In addition, the electron mobility would
also increase. Following Strollo and Napoli's analytical model [34], the theoretical eects of
reducing the dopant concentration on breakdown voltage can be seen in Fig. 6.22. All the
parameters have been previously dened in section 6.8.
Figure 6.22: The calculated breakdown voltage of the SJ structure in relation to the drift
region thickness for ve dopant concentration (ND) and pillar width (Y ) combinations.
The lines shows the WDm adjustment required to achieve a 500 V breakdown structure for
temperatures below 50 K.
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For a 500 V SJ device, with ND = 3  1015 cm 3 and Y = 5 m, the required WDm
is  35 m. Assuming there is an over all  34 % reduction in VBD for a higher voltage
rated device down to 50 K from room temperature, in order to achieve 500 V for VBD at
temperatures below 50 K,ND can be reduced to 11015 cm 3 andWDm increased to 39 m
in order to sustain a VBD of 785 V at room temperature. The same result can be achieved
by keeping ND at 3  1015 cm 3 and increasing WDm to 5:7  10 3 cm. Further reduction
in ND is possible, however, this will reduce the free electron concentration considerably and
the improvement in VBD is relatively low.
Figure 6.23: The calculated breakdown voltage of the SJ structure in relation to the pillar
width for three dierent dopant concentration.
As shown in Fig. 6.22, the VBD achieved with ND = 3  1014 cm 3 and Y = 5 m can
also be achieved with ND = 1  1015 cm 3 and reducing Y to 3 m. The eectiveness of
reducing Y is dependent on the dopant concentration. As shown in Fig. 6.23, reducing Y
is much more eective with higher ND and low Y values. If Y is too high, then the charge
compensation eect of the SJ structure becomes lost. At lower ND, the gradient of reducing
Y with increasing VBD is less steep. However, in reality there is a limit to how small the
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manufacturers can control Y , so Y is a dicult parameter to reduce signicantly.
By adjusting the design parameter of the SJ device to achieve the required VBD, the
on-state resistance will also be aected. At T  50 K, the temperature dependent specic
on-state resistance of the SJ drift layer is given by:
Rdrift =
2WDm
qn(T )n(T )
: (6.30)
The specic drift region resistance of a symmetric SJ device is twice the resistance of the
N pillar [34]. The calculated results on the specic on-state resistance by the adjusted
parameters to achieve VBD = 500 V at T  50 K are shown in Fig. 6.24. In comparing the
two options of either reducing ND to 1 1015 cm 3 and increasing WDm by 4 10 4 cm or
keeping ND the same and increasing WDm by 22 m, the former option appears to have a
lower on-state resistance at T  50 K.
Figure 6.24: The calculated temperature dependent specic on-state resistance of the drift
layer for the two adjusted SJ structure to achieve 500 V breakdown voltage for T<50 K,
the on-state resistance of the original 500 V SJ device at room temperature is also added
for comparison.
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6.10 Conclusion
This chapter analyses the measured cryogenic behaviour of the various power MOSFETs
by interpreting the behaviour through known theories and calculations. In terms of the
on-state resistance, at temperatures above the carrier freeze-out range, the main parameter
that dominates RON was found to be the electron mobility within the drift region. Within
the carrier freeze-out range, generally <50 K, it was suggested that the main parameter that
dominates RON at low voltage is the initial free carrier concentration. This is controlled
by the background dopant concentration in the accumulation layer underneath the oxide
surface. In terms of the breakdown behaviour, the temperature dependent eff was extracted
from the measured MOSFETs. This can be use to predict the temperature dependence of
other power MOSFETs at cryogenic temperatures. The breakdown behaviour of SJ devices
was also analysed and semi-SJ devices were found to have the lowest degradation rate at
cryogenic temperatures. Furthermore, it is proposed that SJ devices can be further optimised
for cryogenic operation below 50 K by changing a combination of variables such as: ND,WDm
and Y .
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7
Design of the Free-wheeling
Demonstration Circuit
The nal objective of this study is to demonstrate an operational prototype model, which uses
power devices to control the free-wheeling current for a HTS inductor coil at a temperature
of 30 K (See chapter 1.2). The core requirements for the power devices were required to be
gate controllable, operational at 30 K, exhibit very low power losses and have a sucient
voltage blocking capability. From the conclusions in chapter 5.5, a silicon n-channel power
MOSFET was suggested as the best device candidate for this application.
Power MOSFETs are voltage controlled devices, making the gate control relatively easy
and fast. Unlike the IGBT or Thyristor, they do not have forward threshold voltages which
limit the voltage drop during conduction. Furthermore, by parallelling power MOSFETs,
the current rating increase and consequently the forward voltage decrease. This is especially
useful when low power losses are critical for the stability of the cryogenic system.
7.1 Circuit Conguration
For the demonstration model, the basic free-wheeling circuit design is presented in Fig. 7.1.
The power devices used to control the free-wheeling current in cryogenic conditions will be
a pair of power MOSFETs connected back-to-back in series. This conguration enables
the MOSFETs to block bi-directional voltage in the o state. The top power MOSFET
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is required to block current owing through the MOSFETs during \start up" mode and
during the short voltage pulses in \top up" mode (see chapter 1.2). The bottom MOSFET
is necessary during \protection" mode to stop current owing back into the HTS coil during
a quench event. This will force the current to discharge via the diodes outside the cryogenic
chamber. With the back-to-back conguration of the two power MOSFETs, their source
terminals will be tied together. This means that the gate voltage for either of the gates will
have to be positively biased to the same point. This means that if both power MOSFETs
can be simultaneously controlled then only one gate drive would be required and the gate
control can be simplied.
DC supply
V: 16
Resistor
R: 0.02
HTS Coil
L: 4.5
Sttay Inductance
L: 25e-6
1
Top up signal
2 MOS1
MOS2
Discharge Diodes x20 
MOS_switch
Figure 7.1: The basic circuit design of the demonstration model with back-to-back
MOSFETs as the free-wheeling device.
Other than the back-to-back MOSFETs and HTS coil, the remainder of the circuit is
situated outside the cryo-chamber at room temperature. A voltage supply of 16 V is used to
charge the HTS coil through a 20 m
 series resistor. There are twenty commutation diodes
in series for current discharge in parallel with the HTS coil. The reverse voltage has to reach
at least 20 V before the diodes can begin conducting. The charging sequence is controlled
by a low side power MOSFET. Due to the long wiring between the voltage supply and the
commutation diodes, an estimated stray inductance of 25 H is expected. This will results
in high voltage overshoot during switching events of the low side power MOSFET. Reducing
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the stray inductance in this situation would be problematic. Also, since the switching speed
in this application is not crucial, a high gate resistance could be use to slow down the
switching speed of the low side MOSFET in order to avoid high voltage stress. The required
gate resistance was calculated to be 1 k
, which should give a manageable turn o voltage
overshoot of 15 V. The slow turn-o time is calculated to be approximately 150 s. In
order to avoid shoot-throughs, dead-times are required between the switching of the low
side MOSFET and the back-to-back MOSFETs (especially during turn-o). An appropriate
dead-time would be 50 s, this would ensure the complete turn-o of the low side MOSFET.
7.2 Power MOSFET Selection
With the back-to-back MOSFETs conguration, the on-state series resistance of the system
would doubled. Therefore, it is necessary to maximise the number of power MOSFETs in
parallel or increase the current ratings of the devices to reduce the power losses. In this
case, a number of small power MOSFETs in parallel would not be the best solution. Rather,
using a power MOSFET module with high current rating would simplify the gate wiring
and spacing limitations. A good power MOSFET module for this application in terms of
voltage/current ratings, spatial dimension and on-state resistance was found to be the IXYS
- PolarHT Module (VMO 1600-02P). A 200 V, 1900 A (at 25C) rated, 1.7 m
 typical
RON , single n-channel enhancement mode power MOSFET. See appendix C for further
information.
In order to operate this power MOSFET module at cryogenic temperatures, it should rst
be characterised. However, due to the limited spacing inside the cryogenic characterisation
system introduced in chapter 4, it is not possible to t the full module within the small
chamber. A much larger cold-head/chamber would be required to accommodate the large
power module. Nevertheless, there are smaller current rated PolarHT devices in the TO-264
package that would t the cold-head, they are the (IXTK 140N20P) 200 V and 140 A rated,
18 m
 typical RON . Assuming the same die were used in both packages but scaled up for
the higher current rated power MOSFET module, the cryogenic behaviour of the PolarHT
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power MOSFET can then be characterised.
Three identical PolarHT (IXTK 140N20P) samples were chosen and are designated as
H1, H2 and H3. The forward and reverse IV characteristics for H3 are presented in Fig.
7.2 at VGS = 15 V. The measurement at 30 K is highlighted with red to dierentiate it
from higher temperature measurements. The gure shows that if the reverse voltage does
not reach the threshold voltage of the reverse body diode, the IV characteristics of the rst
quadrant is inversely identical to the third quadrant at all temperatures. This is important
since the top power MOSFET will only operate in the third quadrant during free-wheeling
operation.
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Figure 7.2: The forward and reverse IV characteristics of PolarHT (IXTK 140N20P),
sample H3, at VGS = 15 V.
Fig. 7.3 presents temperature dependent on-state resistance data for all three samples at
VGS = 15 V. Surprisingly, both H1 and H3 exhibited their lowest on-state resistance at 40 K
which is much lower than other measured power MOSFETs. The reduction in the on-state
resistances are less than 20 % of the value at room temperature. Furthermore, H2 exhibited
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no observable carrier freeze-out eects even at 20 K. Overall, the on-state resistances for
all three devices between 30 K and 60 K were relatively insensitive to temperature changes.
More importantly, non-ohmic behaviour was not observed in any of the measured PolarHT
devices.
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Figure 7.3: The temperature dependent on-state resistance of the three measured PolarHT
power MOSFETs.
The temperature dependent breakdown voltages at 250 A for all three devices are pre-
sented in Fig. 7.4. Both H1 and H3 exhibited non-isotropic behaviour. For H1, the break-
down voltage was found to increase as temperature was reduced from 30 K to 20 K. For
H3, the breakdown voltage increased as temperature was reduced from 40 K to 20 K. These
were the only measured power MOSFETs that exhibited non-isotropic behaviour for the
breakdown voltage. The reason for this behaviour is uncertain. However, since H2 did not
exhibit any non-isotropic behaviour, this behaviour may not occur in all PolarHT devices.
On average, the breakdown voltage of the three power MOSFETs was 25 % lower at 30 K
than at room temperature.
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Figure 7.4: The temperature dependent breakdown voltages of the three PolarHT devices.
The PolarHT voltage switching waveforms for H3 are presented in Fig. 7.5. The turn-
o waveforms exhibited increased voltage overshoot as well as early onset of device during
turn o at 100 K and 30 K compared to the room temperature measurement. In fact, the
measurements for the two temperature points were almost identical. The turn-on waveforms
exhibited delayed turn-on at cryogenic temperatures. This behaviour follows the temperature
dependence found in the switching measurements of the HEXFETs in chapter 5.1. Although,
the voltage overshoots for the PolarHT devices were lower than for the HEXFETs.
The presented data have shown that the polarHT MOSFET devices are likely to be
suitable for cryogenic operation. It has good on-state resistance properties at the required
operating temperature and sucient breakdown voltage capability.
7.2.1 Silicone Gel Removal
As discussed in chapter 2.2, it is known that the silicone gel commonly used in power
modules becomes crystalline at temperatures below -50C (223 K). Therefore, it is essential
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Figure 7.5: The temperature dependent (a) turn-o and (b) turn-on voltage waveforms at
294 K, 100 K and 30 K for the PolarHT MOSFET (H3). The gate voltages are also
presented for reference.
for the operation of this demonstration model that all the silicone gel inside the PolarHT
power MOSFET module is removed before subjecting it to cryogenic temperatures. For this
179
7.3 Circuit Simulation
application, removing the dielectric material is acceptable because protection from arcing
is providing by the high vacuum/low pressure environment due to the Paschen's law [108].
However, the modules will have to be protected from dust and other contaminates even
during storage.
A common practice to remove silicone gel is to use a silicone de-polymeriser solution such
as Digesil® NC. However, after opening the module, it was discovered that there is also an
epoxy layer on top of the silicone gel which blocks access to the gel. In order to gain access
to the silicone gel for the de-polymeriser solution to operate, two 22 cm2 hole pockets were
milled out of the epoxy layer. The epoxy layer was found to be 4 mm thick and covers the
entire surface of the module. See appendix B for illustrations.
7.3 Circuit Simulation
In order to fully understand the operation of the demonstration circuit in all modes of op-
eration, the circuit was simulated using the Piecewise Linear Electrical Circuit Simulation
(PLECS) software. The rst of the circuit's four modes of operations is \start up " mode,
where the eld current of the HTS coil is charged from 0 A to 135 A. \free-wheeling" mode
is where the current ows around the back-to-back MOSFETs and HTS coil path inde-
nitely, separate from the external power source. \Top up" mode is where the eld current
is recharged to the maximum current of 135 A by switching on the low side MOSFET and
turning o the back-to-back MOSFETs for a short period of time. This occurs when the
free-wheeling current decays below an arbitrary minimum value (130 A). Finally, \protec-
tion" mode is where the eld current in the HTS coil is shunt to the twenty commutation
series diodes. The diodes will activate when the voltage across the HTS coil becomes higher
than -20 V.
Since the on-state resistance of the PolarHT module at 30 K cannot be measured with
the cryogenic rig, the value will have to be estimated from the measured smaller PolarHT
samples. The average on-state resistance for the three PolarHT (IXTK 140N20P) samples
at 30 K is 2.69 m
 with VGS = 15 V. Since each device contains one die, it is estimated that
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the PolarHT module (VMO 1600-02P) would contain 14 dies in parallel to support 1900 A
at 25C. Assuming current will be shared equally amongst the 14 dies, this would give an
estimated on-state resistance of 0.192 m
 for the MOSFET module at 30 K. The on-state
resistance changes very little between 30 K up and 60 K, therefore the on-state resistance
can be assumed to be constant over this temperature range. The HTS coil is assumed to
have an inductance value of 4.5 H and the discharge diodes are assumed to have a threshold
voltage of 1 V.
7.3.1 Control of Back-to-back MOSFET with a Single Gate Driver
This rst models analyse a single gate driver controlling both the back-to-back MOSFETs
simultaneously in order to evaluate whether any fast voltage transient would occur in the
series diodes. The full circuit schematic is presented in Fig.7.6.
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Figure 7.6: Simulation circuit in PLECS.
The \start up" mode can be seen in Fig. 7.7(a). At the voltage supply of 16 V, the circuit
took 42 seconds to charge the HTS coil from 0 A to 135 A. During \free-wheeling" mode,
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Figure 7.7: The simulated current results from the demonstration circuit in Fig. 7.6.
the free-wheeling current took approximately 7.5 minutes to decay from 135 A to 130 A and
during \top up" mode it took 1.7 seconds to recharge back from 130 A to 135 A. Assuming
indenite operation, this would mean that the circuit would be required to recharge eight
times an hour with topping up time taking only 0.38% of each cycle. Fig. 7.7(b) shows the
current through the free-wheeling back-to-back MOSFETs. The ultra loss power MOSFETs
were able to maintain the eld current for long periods of time. Fig. 7.7(c) shows the
charging current through the low side MOSFET, the data shows the long start up ramp
current and a small burst of top up current required to maintain the free-wheeling current
above 130 A. Fig. 7.7(d) shows the current discharged through the diodes during the dead-
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times between the start-up and free-wheeling modes, as well as the switching events between
free-wheeling and top-up modes.
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Figure 7.8: The simulated voltage results from the demonstration circuit shown in Fig. 7.6.
The voltage across the HTS coil is shown in Fig. 7.8(a), it shows the voltage undershoot
during the turn-o of the low-side MOSFET. The undershoot was higher than expected,
mainly due to the fast voltage transients from the series diodes. Fig. 7.8(b) shows the zoomed
in view of the voltage across the HTS coil during the turn-o of the low side MOSFET. After
the high voltage spike, the voltage stays above 20 V due to the short current discharge across
the series diodes during the dead-time period. In the free-wheeling periods, only the voltage
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across the back-to-back MOSFETs can be seen by the HTS coil. Fig. 7.8(c) shows the voltage
across the low side MOSFET, it shows the high voltage overshoot due to the simulated stray
inductance, in addition to the voltage across the series diodes. Fig. 7.8(d) shows the zoomed
in view of the voltage across the low-side MOSFET during the turn-o event.
The thermal behaviour of the back-to-back MOSFETs was also simulated, by assuming
each power MOSFETs is thermally connected to a copper heatsink that is also thermally
connected to a constant 30 K temperature source. Each copper heatsink was assumed to
have dimensions of approximately 79627 mm and a mass of 300 grams and completely
covers the bottom copper base plate of the module. The thermal conductivity of copper at
30 K is assumed to be 2140 W/mK and specic heat capacity at 30 K is 26.4 J/kgK. The
simulated temperature of the heatsink is presented in Fig. 7.9, the increase in temperature
due to the power loss from each power MOSFET is negligible at 30 K.
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Figure 7.9: Simulated temperature of the top copper heatsink from Fig. 7.6.
For \protection" mode, both the low side MOSFET and the back-to-back MOSFETs
were switched o at 135 A (straight after a top up event) in order to force the free-wheeling
current to discharge via the commutation series diodes. The simulated discharge current and
voltage waveforms are shown in Fig. 7.10(a) and 7.10(b) respectively. Assuming each series
diode has a threshold voltage of 1 V and 1 m
 on-state resistance, the gures show that it
would take approximately 28 seconds to discharge all the current from the HTS coil from
135 A. However, this assumes the temperatures of the diodes doesn't change. The voltage
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overshoot was kept below -40 V, well within the voltage blocking capability of the power
MOSFETs.
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Figure 7.10: The discharge current and voltage waveforms from Fig. 7.6.
7.3.2 Avoiding Fast Voltage Transients
Up to this point, the back-to-back MOSFETs were assumed to be controlled simultaneously
by a single gate driver. However, as shown in the last section, during the turn-o of the
low-side MOSFET, high voltage spikes occur and the commutation diodes conduct for short
periods of time. This could cause them to snap quite badly due to the fast voltage transients,
which could cause further voltage spikes during their turn-o event. One possible and simple
approach to mitigate these eects is to leave the bottom gate on constantly through out all
the modes, except during \protection" mode. This will ensure the current can continue to
ow through the back-to-back MOSFET path via the body diode of top MOSFET. This will
limit the fast voltage transients and stop the commutation diodes from turning on during the
dead-times. In this arrangement, the top and bottom MOSFETs will have to be controlled
separately, with the bottom MOSFET only turning o in the event of a quench. However,
this would mean that the top MOSFET would dissipate short bursts of heat during the short
dead-time periods from the conduction of the body diode. The gate signals for the three
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MOSFETs for all four modes are illustrated in Fig. 7.11 and the new simulated circuit with
the split control for the top and bottom MOSFETs is shown in Fig. 7.12.
Low side MOSFET
Top MOSFET
Bottom MOSFET
(Quench detection only)
Gate signals
Modes
Free-wheeling ProtectionTop-upStart-up
Figure 7.11: The gate signals for all four modes of operation.
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Figure 7.12: Simulated circuit with split control for the top and bottom MOSFETs.
The simulated current through the HTS coil is shown in Fig. 7.13(a). With the new
arrangement the \start up" mode took the same amount of time to charge the HTS coil
from 0 A to 135 A as before. Fig. 7.13(b) shows the current through the back-to-back
MOSFETs was not aected by the new split gate control of the top and bottom MOSFETs.
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Figure 7.13: The PLECS simulated results from the new circuit shown in Fig. 7.12.
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Fig. 7.13(c) shows that the commutation series diodes did not turn-on during any of the
simulated modes. Fig. 7.13(d) presents the discharge event by switching o the bottom
MOSFET and letting the eld current decay into the commutation diodes. These show
that by splitting the control of the top and bottom MOSFETs, the circuit still behaves
very similar to the original circuit with the exception of not turning on the commutation
diodes. The voltage across the HTS coil is shown in Fig. 7.13(e). There was very little
voltage undershoot across the coil signicantly reducing any fast voltage transients across
the back-to-back MOSFETs and series diodes. The voltage across the low-side MOSFET is
shown in Fig. 7.13(f), the voltage overshoot during turn-o was limited to approximately
18 V (34 V total).
7.4 Cryogenic Setup of the HTS Coil
The HTS coil used in this demonstration model is made from the second generation high
temperature superconducting (2G-HTS) wire, based on the YBCO material (manufactured
by Zenergy Power). Similar coils have been used in the world's rst HTS hydro generator
- the HYDROGENIE project power plant in Bavaria, Germany [109] [110]. The HTS coil
is cooled by thermally sinking the coil to the cooling pipes with helium gas owing through
it at 30 K. The cryogenic setup of the HTS coil inside the high vacuum cryogenic enclosure
is illustrated in Fig. 7.14, it shows the basic electrical and thermal conduction path. The
in-ow current from the external power supply is thermally connected to the cooling clamp
at the in ow helium gas pipe. This is to minimise any thermal leakage via the electrical
connections into the HTS coil. A second cooling clamp is placed at the out owing helium
gas connection. By placing the power MOSFETs on the second cooling clamp, it is possible
to chill the power MOSFETs down to cryogenic temperatures. Also, since the second cooling
clamp is at the out owing helium gas connection, all the thermal energy generated by the
power MOSFETs can then be extracted to the chiller outside the enclosure.
The gure also illustrates the free-wheeling path between the power MOSFETs and the
HTS coil. It is very important that the heat generated from the power MOSFETs does not
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Power device
Free-wheeling
current path
Thermal insulation enclosure
High vaccum condition
Out ﬂow helium gas
In ﬂow helium gas
In ﬂow current
Out ﬂow current
HTS 
Coil
Cooling clamp
Cooling clamp
Figure 7.14: The cryogenic arrangement of the HTS coil within the thermal insulating
enclosure.
ow back to the HTS coil, via the electrical connections. Sucient heat ow into the HTS
coil could induce quench events which must be avoided. However, the electrical wiring for
the free-wheeling path should also be kept as short as possible to reduce any conduction
losses in between.
7.5 Heatsink Design
The heatsink for the free-wheeling demonstration model was designed to cool the power
devices by thermally sinking to the cooling clamp which is attached to the 30 K helium gas
pipe. The heatsink also has to cool the free-wheeling current connections in order to minimise
any heat owing back towards the HTS coil. The design assumes no thermal convection will
occur due to the high vacuum environment inside the cryo-chamber and thermal radiation is
also assumed to be negligible. Therefore, only thermal conduction has been considered for
189
7.5 Heatsink Design
the heatsink design.
Figure 7.15: The heatsink design.
Fig. 7.15 presents a three dimensional sketch of the heatsink design in Solidworks. The
gure illustrates all the components including the cooling clamp. The heatsink utilises both
the top and bottom face of the cooling clamp in order to maximise the available space for
thermal conduction. Almost all of the heat generated by the power MOSFET module will be
transfer through the base plate into the copper plate directly attached underneath, which is
thermally sinked to the cooling clamp (see appendix C for illustrations of the copper plates
and cooling clamp). Heat leaked via the electrical terminals will be thermally sinked to the
same copper plate before reaching the rst cooling clamp at the in ow helium gas pipe.
This will minimise the heat ow to the HTS coil.
The current path through the back-to-back MOSFETs and heatsink is illustrated in Fig.
7.16. The path is highlighted in blue and the direction of the current is illustrated by the
arrows. The current rst enters the copper terminal at the end of the copper plate, the
current then ows through the copper plate beneath the module and out of the other side
into the drain of the top MOSFET. The current then leaves the top MOSFET through the
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source terminal (centre terminal of the module) and is conducted via a source to source
copper lead at the side of the heatsink down to the bottom MOSFET. The current then
ows through the bottom MOSFET and out of the drain terminal. The current then ows
through the bottom copper plate and out of the other side, thermally sinking the electrical
connections. The base plate of the power MOSFET module is electrically isolated from the
dies inside the module and therefore does not electrically conduct any current.
Figure 7.16: The current path (highlighted in blue) through the back-to-back MOSFETs
and heatsink.
Fig. 7.17 illustrates how the heatsink is assembled. The heatsink is centred around the
copper cooling clamp. Two copper plates are placed on either side of the cooling clamp
with a 0.5 mm thick layer of G10 bre glass in between for electrical isolation. The G10
bre glass has to be thin to minimise the thermal resistance between the copper plate and
the cooling clamp. Four M10 bolts are used to secure the copper plates to the cooling
clamp, as well as to secure the cooling clamp to the helium gas pipe. Each M10 bolt is
electrically isolated from the copper plate by two Nylon washer blocks. This is important
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to stop current owing between the top and bottom copper plates. Each copper plate has
specically located through-holes to secure the power MOSFET module using M5 bolts, as
well as secure holes for the electrical connections. The source to source connection is secured
by bolts on the source terminals and it is important to ensure the connection does not touch
any of the copper plates or cooling clamps. This can be avoided by wrapping the source to
source connection with insulating materials.
Cooling clamp
G10 Fiber glass
Top Power MOSFET
module
Source to source
connection
Nylon washer
block
M10 bolt
Bottom Power MOSFET
module
Top copper plate
Bottom 
copper plate
Figure 7.17: An exploded view of the heatsink assembly.
192
7.5 Heatsink Design
7.5.1 Thermal Simulation
The steady state thermal prole of the heatsink was simulated at 30 K, by using the thermal
analysis function in Solidworks, the simulation assumes a constant heat source and constant
thermal conduction at the helium gas pipe. No convection or thermal radiation was included
in the simulation.
Using the on-state resistance measurements in section 7.2 and assuming identical dies
were used in the (IXTK 140N20P) TO-264 packaged devices and the power MOSFET mod-
ules (VMO 1600-02P), the on-state resistance for the power MOSFET module were extrapo-
lated at 30 K. The calculated power loss at 130 A was assumed to be 3.5 W per MOSFET
module, a total of 7 W power loss. The majority of heat generated was assumed to conduct
from the baseplate of the power module into the copper plate attached (The base plate is
shown on the right gure (bottom view) of Fig. 7.18). All of the copper based compo-
nents in the heatsink were assumed to be made from oxide-free high conductivity (OFHC)
copper which has a known thermal conductivity of 2140 W=mK at 30 K. The G-10 bre
glass sandwiched between the copper plate and cooling clamp has a thermal conductivity of
0.2256 W=mK at 30 K and a specic heat capacity of 1386 J=kg K.
Figure 7.18: The isometric view of the power MOSFET module (VMO 1600-02P) on the
left and bottom view on the right.
The results of the simulated steady state heatsink temperature are presented in Fig.
7.19. The results are presented in a range of colours, indicating dierence in temperatures,
with the deepest shade of blue being at 30 K and bright red at 31 K. The highest simulated
temperature is at the body of the module and it is <0.5 K above 30 K. The temperatures
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at the indicated location points in the gure are presented in Table. 7.1. Point A is the
temperature of the electrical connection to the rst cooling clamp at the in ow gas pipe,
the simulated temperature is only 0.16 K above the gas line temperature. This shows the
heatsink design is adequate for this application.
(A)
(B)
(C)
Figure 7.19: The simulated steady state heatsink temperature.
Table 7.1: Temperature probed at the points located in Fig. 7.19
Points Temperature
A 30.16 K
B 30.23 K
C 30 K
7.6 Conclusion
This chapter describes the design of the free-wheeling demonstration circuit. From the
analysis and simulation of back-to-back MOSFETs conguration to the control sequence of
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the circuit. Reasons were given for the selection of the power device, the PolarHT Module,
as well as the modications of the device packaging for cryogenic operations. The setup of
the cryogenic circuit was also introduced and the thermal heatsink design was described and
analysed.
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8 Conclusions and Further Work
8.1 Conclusions
With the global surging demands for renewable energy, wind power technology stands to be
in a good position for growth. The current trend in wind turbine design is the use of HTS
wires to form the high power magnetic components. Converteam (now part of GE Energy) is
a technology leader in HTS motors and generators. They want to incorporate power devices
into the cryogenic parts of wind turbine systems, but are uncertain about the validity of the
idea since commercially available power devices are only rated down to {40 C. This study
is an industrial orientated investigation into the cryogenic behaviour of power devices for the
the next generation of HTS wind turbines. The core aim is to identify which power devices
can be used and demonstrate their cryogenic operation.
Within the large selection of commercially available power devices, Si power MOSFETs
were found to be the best likely candidate through analysing their known behaviour in the
literature review in chapter 2. This is due to a number of factors: the unique requirements
of the intended applications, the weakness of the forward threshold voltages in most bipolar
devices, the large reduction in on-state resistance, the ease of control of power MOSFETs,
as well as the possible room for optimisations for cryogenic operation. Below is a list of the
core ndings from this work, based on the cryogenic characterisation of power devices and
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analysis into their measured behaviour down to 20 K:
 In most cases between identical power MOSFETs, large variation in the on-state re-
sistance have been observed below 50 K. Some exhibited large degradation from 50 K
down to 20 K, some exhibited no degradation over the same temperature range.
 Through theoretical analysis, it has been proposed that the reason behind the large
variation in on-state resistance is due to the sensitivity of the free carrier concentration
to the background doping concentration of the JFET region near the surface of the ox-
ide interface. This is the likely factor that controls the initial free carrier concentration
at low voltage conditions at temperatures below 50 K.
 This large variation of the on-state resistance could be mitigated by careful control of
the background doping concentration at the JFET region.
 The drift region of super-junction device could be further optimised for operation below
50 K to achieve better breakdown voltages and on-state resistances .
 In contrary to the predicted linear degradation of breakdown voltages down to 77 K,
commonly seen in previous literatures, it has been found that the degradation levels-o
at temperature below approximately 100 K. The gradient of the breakdown voltage
with decreasing temperature is dependent on the dopant concentration of the drift
region as well as the device structure type.
 Measured data have demonstrated that SiC MOSFET can operate at cryogenic tem-
peratures but unlike Si power MOSFET, it exhibited no improvements when operating
at lower temperatures. This is likely due to the degradation of the channel mobility at
low temperature as well as the stronger carrier freeze-out eect in SiC materials.
 Measured data have shown that GaN HEMT exhibits no carrier freeze-out eect, which
supports the theoretical idea of the temperature independence of the free carrier con-
centration at the channel.
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With the aim to demonstrate the applicability of power MOSFETs within the intended
free-wheeling application, a demonstration circuit was designed and built. A back-to-back
MOSFETs conguration was proposed and simulated using the circuit simulation PLECS
software. A split gate control of the top and bottom MOSFETs were found to be the best
solution to avoid fast voltage transients. The IXYS PolarHT Module was selected for the
demonstration model due to their measured low average on-state resistance at temperatures
below 50 K. In order to ensure good cryogenic operation for the power module, the silicone
gel was removed to avoid crystallisation at low temperatures. To avoid thermal leakage to
the HTS coil during operating, a heatsink with the capability to sink heat from the electrical
connections was also designed, simulated and built.
8.2 Further Work
8.2.1 Operating Temperatures Below 20 K
The lowest measured temperature of this work is 20 K. This is due to the limited achievable
temperature of the cryogenic rig. Furthermore, the required operating temperature of the
intended free-wheeling application is 30 K, which means in this case it is not necessary reach
lower temperatures. However, there are applications that could require device operation
below 20 K, down to 4 K or even lower. The most famous example is the large hadron
collider (LHC) in between the French and Swiss border [111]. The cryogenic behaviour
of some power MOSFETs [26] and even IGBTs [42] have been measured down to 4 K.
Both studies have shown serious degradation in the performance of power devices at 4 K.
However, their behaviour were not fully understood and therefore further investigation would
be required.
For silicon based power MOSFET, operating at temperatures below 20 K would further
enhance the carrier freeze-out eect. At the liquid helium temperature of 4 K, even the
electric eld dependent Poole-Frenkel ionisation (see chapter 3.2) would struggle to operate
eectively since it is still fundamentally a thermal excitation process. Therefore, silicon
power MOSFETs would have a limit to the lowest operating temperature which could still
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result in an improvement when compared to room temperature operations. A better solution
would be to look for a device whose carrier concentration in the conduction path is not or
at least weakly dependent on temperature. In this study, GaN HEMT devices have been
shown to exhibited no carrier freeze-out behaviour down to 20 K, further investigations could
measure similar devices down to 4 K or lower to investigate their behaviour.
8.2.2 High Voltage Blocking
In high voltage applications, bipolar devices such as IGBT/thyristors are generally used,
however the on-state losses will be limited by the forward threshold knee voltage and carrier
freeze-out eect. This is especially important when operating at cryogenic temperautres
where on-state losses must be kept at a minimum. Following this logic, paralleling power
MOSFETs could potentially achieve lower on-state losses. The normalised on-state resistance
against number of MOSFET devices in parallel is shown in Fig. 8.1.
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Figure 8.1: Normalised on-state resistance against number of power MOSFETs connected
in parallel.
For power devices, the degradation of breakdown voltage at cryogenic temperature is
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unavoidable. Chapter 5 has shown that from room temperature down to 20 K, breakdown
voltages decrease between 25 to 33 % (depending on the device type and voltage ratings).
For Si power MOSFET, the highest rated blocking voltage that is commercially available
is 1500 V and this should reduce down to approximately 1000 V at 20 K. which means
the achievable breakdown voltage from a single power MOSFET is limited to 1000 V at
20 K. The on-state resistance of this device has been shown to be very poor. Even after
paralleling ve devices to achieve current rating of 20 A, the on-state resistance is still at 3 

at 20 K. A better option would be to stack three 500 V HEXFETs (20 A rated) in series,
this should achieve a breakdown voltage of approximately 1200 V and an on-state resistance
of approximately 90 m
. Giving a 33 times lower on-state resistance when compared to the
ve paralleled 1500 V power MOSFETs. However, this would not be a cost eective option
and the control of many stacked power MOSFET would be complex.
Non Si devices such as SiC MOSFETs and GaN HEMTs should also be considered since
they can naturally sustain higher breakdown voltages. Data on SiC Schottky diodes in
chapter 5.3 indicate that the breakdown voltage degradation from room temperature down
to 20 K can be as low as 10 %. However, data on SiC MOSFET also indicate increased
on-state resistance with decreasing temperature, which would eliminate the advantage of
operating devices at cryogenic temperatures. Data on the GaN HEMT indicated breakdown
voltage degradation of approximately 34 % over the same temperature range. However, GaN
HEMT technology is still relatively new and immature. Further work is required when the
technology matures.
8.2.3 Reliability
In general, operating devices at lower temperatures will improve reliability and operational
lifetime due to the reduced degradation from heating elements. Within all the measured
power devices in this work, none has fail due to operating at cryogenic temperatures. How-
ever, the selected devices were only limited to small device packages such as TO-220 and
TO-247. This was due to the size of the cold-head, which could only accommodate small
device packages. Furthermore, all the device characteristics measured by the high power
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curve tracer was performed using short pulses (250 s) of voltages. This is to reduce the
self heating eect of the device to obtain the actual device behaviour. However, this is not
be a realistic approach to understand reliability of the device during realistic operations.
Chapter 7 aimed to address this issue by operating the devices in realistic operation. Nev-
ertheless, further work is required to assess the long term reliability of these devices, such
as quantifying failure rates. Power/thermal cycling should also be performed to understand
the eects they have on the semiconductor device, packaging and interconnects at cryogenic
temperatures.
Degradation eects due to cryogenic operations must be identied. These include semi-
conductor level eects such as long term degradation from high eld transport mechanisms,
degradation of the gate oxide and radiation eects, as well as packaging level issues such as
dierence in CTE between the materials inside the package and degradation of silicone gel.
One improvement for the packaging of power modules is to use silicone gel-less module, as
discussed in chapter 7.2.
8.2.4 Back-to-back Power MOSFET Module Optimisation
Within commercially available power devices, two power MOSFETs in the back-to-back
conguration has been suggested in this study as the best solution for the requirements
introduced in chapter 1.2. The current design presented in chapter 7 involve two individual
power MOSFET modules connected externally. This can be further optimised to improve
performance of the conguration, below is a list of optimisations that has been considered:
 Single module design - Two individual MOSFETs can be integrated into a single power
module with the conguration shown in Fig. 8.2(a). This will reduce the interconnect
resistances between individual modules and reduce the stray inductance at the source
terminal. Furthermore, the single module becomes a stand alone and space saving
solution.
 Single die design - The back-to-back conguration can be integrated into a single die.
Fig. 8.2(b) present an illustration of the basic device structure of this arrangement.
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This solution could reduce the number of bond wires required and therefore further
reduce the on-state resistance and improve reliability. In addition, this compact design
can optimised to improve the spacing inside the module in order to increase power
density. However, the device would require good electrical isolation between the back-
to-back MOSFETs. Furthermore, isolation methods such as deep trench isolation are
relative expensive and dicult to achieve trenches all the way through the die.
 Build in thermal sink - The thermal sink of the drain connections can be integrated
into the module design. The simplest solution would be to use copper tracks on top of
the direct copper bond substrate in order to sink the heat.
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Figure 8.2: Illustrations of two power MOSFETs in (a) back-to-back circuit conguration
and (b) back-to-back conguration within a single die structure.
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8.2.5 Cryogenic Free-wheeling Test
The cryogenic free-wheeling test was intended to be performed with the HTS coil at Con-
verteam UK, in Rugby. Unfortuately, due to various technical problems with the HTS coil,
the test could not be performed within the allocated time period. Therefore, experimental
data cannot be obtained to verify the simulation work presented in this thesis at the time of
submission. Converteam intends to perform the cryogenic test once the HTS coil is available.
8.2.6 Other Applications
This work which has been to analyse commercially available power devices for the purpose of
applying it into the next generation of HTS wind turbines can also be applied in other similar
applications. The benets of lower on-state resistance is universal and the result is almost
always higher system eciency. The knowledge gained in this study can be transfered to any
other electrical application with existing cryogenic system or environment that requires some
form of control of DC current, such as HTS motors, generators, magnetic resonance imaging
(MRI) machines and deep space exploration. Furthermore, this study can be extended to
applications such as synchronous rectication at cryogenic temperatures.
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Appendix
B PolarHT Power MOSFET Module
Information on the selected PolarHT power MOSFET module (VMO1600-02P) is presented
in this section. Fig. B.1 shows the epoxy layer inside the power module after removing the
plastic encasing. The epoxy layer was found to be approximately 4 mm in thickness. Fig.
B.2 shows the exposed dies inside the power module after milling two holes through the
epoxy layer and removing the silicone gel with silicone de-polymeriser solution. Fig. B.3 -
B.8 shows the datasheet of the PolarHT power MOSFET module.
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Figure B.1: Opened PolarHT power MOSFET module (VMO1600-02P) showing the epoxy
layer.
Figure B.2: Opened PolarHT power MOSFET module (VMO1600-02P) after silicone gel
removal.
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VMO 1600-02P
IXYS reserves the right to change limits, test conditions and dimensions.
Preliminary data
VDSS = 200V
ID80 = 1600A
RDS(on) = 1.7m max.
PolarHTTM Module
Features
• PolarHTTM technology
- low RDSon
- dv/dt ruggedness
- fast intrinsic reverse diode
• Package
- low inductive current path
- screw connection to high current main
terminals
- use of non interchangeable connectors
for auxiliary terminals possible
- Kelvin source terminals for easy drive
- isolated ceramic base plate
Applications
• converters with high power density for
- main & aux. AC drives of electric vehicles
- DC drives
- power supplies
MOSFET
Symbol Conditions Maximum Ratings
VDSS TVJ = 25°C to 150°C 200 V
VGS  20 V
ID25
ID80
TC = 25°C
TC = 80°C
1900
1600
A
A
IF25
IF80
TC = 25°C (diode)
TC = 80°C (diode)
1900
1600
A
A
G
D
S
N-Channel Enhancement Mode
D
G
KS
S
KS
Symbol Conditions Characteristic Values
(TVJ = 25C, unless otherwise specif ed)
min. typ. max.
RDSon VGS = 10 V; ID = 1600 A; TVJ = 25°C
TVJ = 125°C
1.58
3.25
1.7
3.6
m
m
VGS(th) VDS = 20 V; ID = 5 mA 2.5 5 V
IDSS VDS= VDSS; VGS = 0 V; TVJ = 25°C
TVJ = 125°C 5.0
0.5 mA
mA
IGSS VGS =  20 V; VDS = 0 V 2 µA
Qg
Qgs
Qgd
VGS = 10 V; VDS = 0.5·VDSS; ID = ID80
2900
600
1600
nC
nC
nC
td(on)
tr
td(off)
tf
Eon
Eoff
Erec
inductive load
VGS = 10 V; VDS = 100 V
ID = 1600 A; RG = 1.8  TVJ = 25°C
320
1220
620
700
24
152
3.7
ns
ns
ns
ns
mJ
mJ
mJ
td(on)
tr
td(off)
tf
Eon
Eoff
Erec
inductive load
VGS = 10 V; VDS = 100 V
ID = 1600 A; RG = 1.8  TVJ = 125°C
340
1220
740
580
28
147
4.9
ns
ns
ns
ns
mJ
mJ
mJ
RthJC
RthJS with heat transfer paste 0.05
0.03 K/W
Figure B.3: PolarHT power MOSFET module (VMO1600-02P) datasheet, pg.1.
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Module
Symbol Conditions Maximum Ratings
TVJ
Tstg
-40...+150
-40...+125
°C
°C
VISOL IISOL < 1 mA; 50/60 Hz 3600 V~
Md mounting torque (M6)
teminal connection torque (M6)
2.25 - 2.75
4.5 - 5.5
Nm
Nm
Symbol Conditions Characteristic Values
min. typ. max.
Weight 250 g
Source Drain Diode
Symbol Conditions Characteristic Values
min. typ. max.
VSD IF = 1600 A; VGS = 0 V; TVJ = 25°C
TVJ = 125°C
1.17
1.13
V
V
trr
Qrr
IRM
VDS = 100 V; IF = 1600 A TVJ = 25°C
dVF /dt = 1300 A/µs
340
40
210
ns
µC
A
trr
Qrr
IRM
VDS = 100 V; IF = 1600 A TVJ = 125°C
dVF /dt = 1300 A/µs
380
56
250
ns
µC
A
Ordering Part Name
Marking on
Product
Delivering
Mode
Base
Qty
Code Key
Standard VMM 1600-02P VMM 1600-02P Box 2
Figure B.4: PolarHT power MOSFET module (VMO1600-02P) datasheet, pg.2.
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Optional accessories for modules
keyed twin plugs
(UL758, style 1385, CSA class 5851,
guide 460-1-1)
• Type ZY180L with wire length 350 mm
for pins 4 (Gate, yellow wire)
and 5 (Kelvin Source, red wire)
Dimensions in mm (1 mm = 0.0394")
Figure B.5: PolarHT power MOSFET module (VMO1600-02P) datasheet, pg.3.
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Fig. 2 Typical gate charge characteristic
Fig. 3 Typical output characteristic Fig. 4 Typical output characteristic
Fig. 5 Typ. drain source on-state resistance RDS(on)
versus junction temperature TVJ
Fig. 6 Typ. drain source on-stateresistance RDS(on)
versus ID
Fig. 1 Typical transfer characteristic
Figure B.6: PolarHT power MOSFET module (VMO1600-02P) datasheet, pg.4.
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Fig.7 Typ. turn-on energy & switching times vs.
drain source current, inductive switching
Fig. 8 Typ. turn-off energy & switching times vs.
drain source current, inductive switching
Fig. 9 Typ. turn-on energy & switching times
vs. gate resistor, inductive switching
Fig. 10 Typ. turn-off energy & switching times
vs. gate resistor, inductive switching
Fig.11 Typ. reverse recovery time trr
of the body diode versus di/dt
Fig. 12 Typ. reverse recovery current IRM
of the body diode versus di/dt
Figure B.7: PolarHT power MOSFET module (VMO1600-02P) datasheet, pg.5.
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Figure B.8: PolarHT power MOSFET module (VMO1600-02P) datasheet, pg.6.
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Appendix
C Heatsink
Fig. C.1 shows the two copper plates on the left side, the cooling clamp on the right side.
Figure C.1: The two copper plates and cooling clamp.
213
Appendix
D Cryogenic System
Fig. D.1 shows the modied switch box connection to the high power curve tracer (Tek-
tronix® 371B). The switch box enable forward and reverse characteristion of the power
devices without physically rewiring connections during measurements. Fig. D.3 shows the
coldhead of the cryogenic rig. Fig. D.2 shows part of the crygenic rig showing the cryostat
chamber, the temperature controller and rotary vacuum pump.
Figure D.1: Modied switch box connection to the high power curve tracer
(Tektronix® 371B).
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Figure D.2: The cryogenic rig - showing the cryostat chamber, the temperature controller
and rotary vacuum pump.
215
Figure D.3: The coldhead of the cryogenic rig.
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